- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384544 > ISPPAC-CLK5520V-01TN100C (LATTICE SEMICONDUCTOR CORP) Linear Array Light; LED Color:Green; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Supply Current:1.6A; Supply Voltage:24VDC; Wavelength:530nm PDF資料下載
參數(shù)資料
| 型號： | ISPPAC-CLK5520V-01TN100C |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | Linear Array Light; LED Color:Green; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Supply Current:1.6A; Supply Voltage:24VDC; Wavelength:530nm |
| 中文描述： | 5500 SERIES, PLL BASED CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP100 |
| 封裝： | LEAD FREE, TQFP-100 |
| 文件頁數(shù)： | 38/43頁 |
| 文件大?。?/td> | 867K |
| 代理商： | ISPPAC-CLK5520V-01TN100C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁
Lattice Semiconductor
ispClock5500 Family Data Sheet
38
VCCA, GNDA
– These pins provide analog supply and ground for the ispClock5500 family’s internal analog cir-
cuitry, and should be bypassed with a 0.1uF capacitor as close to the pins as is practical. To improve noise immu-
nity, it is suggested that the supply to the VCCA pin be isolated from other circuitry with a ferrite bead.
VCCD, GNDD
– These pins provide digital supply and ground for the ispClock5500 family’s internal digital circuitry,
and should be bypassed with a 0.1uF capacitor as close to the pins as is practical. to improve noise immunity it is
suggested that the supply to the VCCD pins be isolated with ferrite beads.
VCCJ
– This pin provides power and a reference voltage for use by the JTAG interface circuitry. It may be set to
allow the ispClock5500 family devices to function in JTAG chains operating at voltages differing from VCCD.
REFA+, REFA-, REFB+, REFB-
– These input pins provide the inputs for clock signals, and can accommodate
either single ended or differential signal protocols by using either just the ‘+’ pins, or both the ‘+’ and ‘-‘ pins. Two
sets of inputs are provided to accommodate the use of different signal sources and redundant clock sources.
REFSEL
– This input pin is used to select which clock input pair (REFA+/- or REB+/-) is selected for use as the ref-
erence input. When REFSEL=0, REFA+/- is used, and when REFSEL=1, REFB+/- is used.
REFVTT
– This pin is used to provide a termination voltage for the reference inputs when they are con
fi
gured for
SSTL or HSTL logic, and should be connected to a suitable voltage supply in those cases.
TDO, TDI, TCK, TMS
– These pins comprise the ispClock5500 device’s JTAG interface. The signal levels for these
pins are determined by the selection of the VCCJ voltage.
LOCK
– This output pin indicates that the device’s PLL is in a locked condition when it goes low.
SGATE
– This input pin provides a synchronous gating function for the outputs, which may be enabled on a bank-
by-bank basis. When the synchronous gating function is enabled for a given bank, that bank’s outputs will output a
clock signal when the SGATE pin is HIGH, and will drive a constant HIGH or LOW when the SGATE pin is LOW.
Synchronous gating ensures that when the state of SGATE is changed, no partial clock pulses will appear at the
outputs.
OEX, OEY
– These pins are used to enable the outputs or put them into a high-impedance condition. Each output
may be set so that it is always on, always off, enabled by OEX or enabled by OEY.
GOE
– Global output enable. This pin drives all outputs to a high-impedance state when it is pulled HIGH. GOE
also controls the internal feedback buffer, so that bringing GOE high will cause the PLL to lose lock.
PS0, PS1
– These input pins are used to select one of four user-de
fi
ned con
fi
guration pro
fi
les for the device.
PLL_BYPASS
– When this pin is pulled LOW, the V-dividers are driven from the output of the device’s VCO, and
the device behaves as a phase-locked loop. When this pin is pulled HIGH, the V-dividers are driven directly from
the output of the M-divider, and the PLL functions are effectively bypassed.
RESET
– When this pin is pulled HIGH, all on-board counters are reset, and lock is lost.
TEST1,TEST2
– These pins are used for factory test functions, and should always be tied to ground.
n/c
– These pins have no internal connection. We recommend that they be left unconnected.
RESERVED
– These pins are reserved for factory use and should be left unconnected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPPAC-CLK55xx | In-System Programmable Clock Generator with Universal Fan-Out Buffer |
| ISPPAC-CLK5510V | In-System Programmable Clock Generator with Universal Fan-Out Buffer |
| ISPPAC-CLK5510V-01T48C | In-System Programmable Clock Generator with Universal Fan-Out Buffer |
| ISPPAC-CLK5510V-01T48I | In-System Programmable Clock Generator with Universal Fan-Out Buffer |
| ISPPAC-CLK5520V-01T100C | LED Area Light; LED Color:Blue; Leaded Process Compatible:No; Light Emitting Area:62x62mm; Peak Reflow Compatible (260 C):No; Supply Current:200mA; Supply Voltage:24VDC; Wavelength:470nm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPPACCLK5520V-01TN100C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Clock Generator with Universal Fan-Out Buffer |
| ISPPAC-CLK5520V-01TN100I | 功能描述:時鐘驅(qū)動器及分配 PROGRAMMABLE CLOCK GENERATOR RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| ISPPACCLK5520V-01TN100I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Clock Generator with Universal Fan-Out Buffer |
| ISPPACCLK5520V-01TN48C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Clock Generator with Universal Fan-Out Buffer |
| ISPPACCLK5520V-01TN48I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Clock Generator with Universal Fan-Out Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。