- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384541 > ISPLSI2128V-60LJ84 (LATTICE SEMICONDUCTOR CORP) 3.3V High Density Programmable Logic PDF資料下載
參數(shù)資料
| 型號： | ISPLSI2128V-60LJ84 |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | 3.3V High Density Programmable Logic |
| 中文描述： | EE PLD, 20 ns, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 6/15頁 |
| 文件大小： | 151K |
| 代理商： | ISPLSI2128V-60LJ84 |
Specifications
ispLSI 2128V
6
USEispLS 2128VEFORNEWDESGNS
3. The XOR adjacent path can only be used by hard macros.
Internal Timing Parameters
1
Over Recommended Operating Conditions
t
io
t
din
GRP
1. Internal Timing Parameters are not tested and are for reference only.
Table 2-0036/2128V
UNITS
-80
MIN.
-60
MIN.
MAX.
MAX.
DESCRIPTION
#
2
PARAMETER
20 Input Buffer Delay
21 Dedicated Input Delay
–
–
–
–
0.6
1.4
ns
ns
t
grp
GLB
t
4ptbpc
t
4ptbpr
22 GRP Delay
–
–
2.1
ns
t
1ptxor
t
20ptxor
t
xoradj
t
gbp
t
gsu
t
gh
t
gco
t
gro
t
ptre
t
ptoe
t
ptck
ORP
t
orp
t
orpbp
Outputs
25 1 Product Term/XOR Path Delay
26 20 Product Term/XOR Path Delay
27 XOR Adjacent Path Delay
28 GLB Register Bypass Delay
–
–
–
–
–
–
–
–
12.3
12.3
14.4
1.3
ns
ns
ns
ns
29 GLB Register Setup Time before Clock
30 GLB Register Hold Time after Clock
–
–
0.2
8.0
–
–
ns
ns
31 GLB Register Clock to Output Delay
–
–
1.6
ns
3
32 GLB Register Reset to Output Delay
33 GLB Product Term Reset to Register Delay
34 GLB Product Term Output Enable to I/O Cell Delay
35 GLB Product Term Clock Delay
–
–
–
–
–
–
2.8
9.3
10.4
9.3
ns
ns
ns
ns
6.5
t
ob
t
sl
t
oen
t
odis
t
goe
Clocks
38 Output Buffer Delay
39 Output Slew Limited Delay Adder
40 I/O Cell OE to Output Enabled
41 I/O Cell OE to Output Disabled
42 Global Output Enable
–
–
–
–
–
–
–
–
–
–
2.2
12.2
4.9
4.9
7.1
ns
ns
ns
ns
ns
0.4
1.3
1.2
23 4 Product Term Bypass Path Delay (Combinatorial)
24 4 Product Term Bypass Path Delay (Registered)
–
–
–
–
9.6
10.3
ns
ns
9.2
9.5
11.3
0.3
5.8
7.5
0.2
5.4
1.6
2.5
5.6
8.5
5.6
3.8
36 ORP Delay
37 ORP Bypass Delay
–
–
–
–
1.5
0.5
ns
ns
1.4
0.4
2.2
12.2
4.9
4.9
5.1
t
gy0
t
gy1/2
Global Reset
43 Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)
44 Clock Delay, Y1 or Y2 to Global GLB Clock Line
2.3
2.3
4.2
4.2
4.2
4.2
ns
ns
2.3
2.3
t
gr
45 Global Reset to GLB
–
–
9.5
ns
7.9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPLSI2128V-60LJ84I | 3.3V High Density Programmable Logic |
| ISPLSI2128V-60LT100 | 3.3V High Density Programmable Logic |
| ISPLSI2128V-80LT176I | 3.3V High Density Programmable Logic |
| ISPLSI2128V | 3.3V High Density Programmable Logic |
| ISPLSI2128V-80LT100I | 3.3V High Density Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPLSI2128V-60LJ84I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
| ISPLSI2128V-60LQ160 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
| ISPLSI2128V-60LQ160I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
| ispLSI2128V60LT100 | 制造商:LATTICE 功能描述:* |
| ISPLSI2128V-60LT100 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。