- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384541 > ISPLSI2128V-60LJ84 (LATTICE SEMICONDUCTOR CORP) 3.3V High Density Programmable Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | ISPLSI2128V-60LJ84 |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | 3.3V High Density Programmable Logic |
| 中文描述： | EE PLD, 20 ns, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 10/15頁 |
| 文件大?。?/td> | 151K |
| 代理商： | ISPLSI2128V-60LJ84 |
Specifications
ispLSI 2128V
10
USEispLS 2128VEFORNEWDESGNS
Pin Description
Input/Output Pins - These are the general purpose I/O pins used by
the logic array.
NAME
Table 2-0002B/2128V
84-PIN PLCC
PIN NUMBERS
26,
30,
38,
45,
49,
53,
57,
68,
72,
76,
80,
3,
7,
11,
15,
16,
DESCRIPTION
17,
22,
32,
40,
45,
49,
55,
67,
72,
77,
82,
90,
95,
99,
5,
18,
23,
33,
41,
46,
51,
56,
68,
73,
78,
83,
91,
96,
1,
6,
19,
24,
34,
42,
47,
52,
57,
69,
74,
79,
84,
92,
97,
2,
7,
I/O 0 - I/O 3
I/O 4 - I/O 7
I/O 12 - I/O 15
I/O 16 - I/O 19
I/O 20 - I/O 23
I/O 24 - I/O 27
I/O 28 - I/O 31
I/O 32 - I/O 35
I/O 36 - I/O 39
I/O 40 - I/O 43
I/O 44 - I/O 47
I/O 48 - I/O 51
I/O 52 - I/O 55
I/O 56 - I/O 59
I/O 60 - I/O 63
20,
26,
35,
43,
48,
53,
58,
70,
76,
80,
85,
93,
98,
3,
100-PIN TQFP
PIN NUMBERS
27,
31,
39,
46,
50,
54,
58,
69,
73,
77,
81,
4,
8,
12,
28,
32,
40,
47,
51,
55,
59,
70,
74,
78,
82,
5,
9,
13,
17,
29,
33,
41,
48,
52,
56,
60,
71,
75,
79,
83,
6,
10,
14,
18
GOE 0, GOE 1
11
10,
RESET
Y0, Y1, Y2
15
ispEN
16
TDI/IN 0
59
TCK/IN 3
37
TMS/IN 1
87
24
25
61
43
TDO/IN 2
65,
60
20
19,
67,
62
62,
13
64,
22
66,
88,
IN 4 - IN 7
Dedicated input pins to the device
Global Output Enable input pins
Active Low (0) Reset pin which resets all the registers in the device.
Dedicated Clock input. This clock input is connected to one of the clock
inputs of all the GLBs in the device.
Input
—
Dedicated in-system programming Boundary Scan enable input
pin. This pin is brought low to enable the programming mode. The TMS,
TDI, TDO and TCK controls become active.
Input
—
This pin performs two functions. When
ispEN
is logic low, it
functions as a serial data input pin to load programming data into the
device. When
ispEN
is high, it functions as a dedicated input pin.
Input
—
This pin performs two functions. When
ispEN
is logic low, it
functions as a clock pin for the ISP/Boundary Scan state machine.
When
ispEN
is high, it functions as a dedicated input pin.
Input
—
This pin performs two functions. When
ispEN
is logic low, it
functions as a mode control pin for the ISP/Boundary Scan state
machine. When
ispEN
is high, it functions as a dedicated input pin.
Output/Input
—
This pin performs two functions. When
ispEN
is logic
low, it functions as an output pin to read serial shift register data. When
ispEN
is high, it functions as a dedicated input pin.
Ground (GND)
VCC
14, 39,
61,
86
12,
36,
63,
89
23, 44,
63,
84
2,
21,
42,
65
NC
4,
44,
71,
100
21,
50,
75,
25,
54,
81,
31,
64,
94,
66
38,
9
GND
Vcc
No Connect.
1. NC pins are not to be connected to any active signal, VCC or GND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPLSI2128V-60LJ84I | 3.3V High Density Programmable Logic |
| ISPLSI2128V-60LT100 | 3.3V High Density Programmable Logic |
| ISPLSI2128V-80LT176I | 3.3V High Density Programmable Logic |
| ISPLSI2128V | 3.3V High Density Programmable Logic |
| ISPLSI2128V-80LT100I | 3.3V High Density Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPLSI2128V-60LJ84I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
| ISPLSI2128V-60LQ160 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
| ISPLSI2128V-60LQ160I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
| ispLSI2128V60LT100 | 制造商:LATTICE 功能描述:* |
| ISPLSI2128V-60LT100 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。