- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384536 > ISPLSI1016EA-200LT44 (LATTICE SEMICONDUCTOR CORP) In-System Programmable High Density PLD PDF資料下載
參數(shù)資料
| 型號： | ISPLSI1016EA-200LT44 |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | In-System Programmable High Density PLD |
| 中文描述： | EE PLD, 6 ns, PQFP44 |
| 封裝： | TQFP-44 |
| 文件頁數(shù)： | 11/13頁 |
| 文件大小： | 162K |
| 代理商： | ISPLSI1016EA-200LT44 |
11
Specifications
ispLSI 1016EA
This is a dual function pin. It can be used either as Global Output Enable for
all I/O cells or it can be used as a dedicated input pin.
Input/Output Pins - These are the general purpose I/O pins used by the logic
array.
NAME
Table 2-0002C/1016EA
DESCRIPTION
I/O 0 - I/O 3
I/O 4 - I/O 7
I/O 8 - I/O 11
I/O 12 - I/O 15
I/O 16 - I/O 19
I/O 20 - I/O 23
I/O 24 - I/O 27
I/O 28 - I/O 31
GOE 0/IN 3
1
Y1/
RESET
1
Y0
TDI
TMS
GND
VCC
VCC
Supply voltage for output drivers, 5V or 3.3V.
VCCIO
TDO
TCK
Ground (GND)
PLCC
PIN NUMBERS
15,
19,
25,
29,
37,
41,
3,
7,
16,
20,
26,
30,
38,
42,
4,
8,
17,
21,
27,
31,
39,
43,
5,
9,
18,
22,
28,
32,
40,
44,
6,
10
2
35
11
14
36
1,
12,
13
24
33
23
34
1. Pins have dual function capability which is software selectable.
TQFP
PIN NUMBERS
9,
13,
19,
23,
31,
35,
41,
1,
10,
14,
20,
24,
32,
36,
42,
2,
11,
15,
21,
25,
33,
37,
43,
3,
12,
16,
22,
26,
34,
38,
44,
4
40
29
5
8
30
17,
6,
7
18
27
39
28
Input - Controls the operation of the ISP state machine.
Dedicated Clock input. This clock input is connected to one of the clock inputs
of all of the GLBs on the device.
Input - Functions as an input pin to load programming data into the device and
also used as one of the two control pins for the ispJTAG state machine.
Output - Functions as an output pin to read serial shift register data.
Input - Functions as a clock pin for the Serial Shift Register.
This pin performs two functions:
Dedicated Clock input. This clock input is brought into the clock distribution
network, and can optionally be routed to any GLB on the device.
Active Low (0) Reset pin which resets all of the GLB and I/O registers in the
device.
Pin Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ispLSI1016 | In-System Programmable High Density PLD |
| ISPLSI1016E | In-System Programmable High Density PLD |
| ISPLSI1016E-125LJ | In-System Programmable High Density PLD |
| ISPLSI1016E-125LT44 | In-System Programmable High Density PLD |
| ISPLSI1016E-80LJ | In-System Programmable High Density PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPLSI1024-50LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| ISPLSI1024-60LH/883 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD |
| ispLSI1024-60LJ | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ispLSI1024-60LJI | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ISPLSI1024-60LT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。