- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19592 > ISPLSI 1048C-70LQ (Lattice Semiconductor Corporation)IC PLD ISP 96I/O 16NS 128PQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ISPLSI 1048C-70LQ |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁(yè)數(shù)： | 8/15頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PLD ISP 96I/O 16NS 128PQFP |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | ispLSI® 1000 |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時(shí)間 tpd(1)： | 18.0ns |
| 電壓電源 - 內(nèi)部： | 4.75 V ~ 5.25 V |
| 邏輯元件/邏輯塊數(shù)目： | 48 |
| 門數(shù)： | 8000 |
| 輸入/輸出數(shù)： | 96 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BQFP |
| 供應(yīng)商設(shè)備封裝： | 128-PQFP（28x28） |
| 包裝： | 托盤 |
| 其它名稱： | ISPLSI1048C-70LQ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
1
ispLSI 1048C
In-System Programmable High Density PLD
1048C_09
Functional Block Diagram
Output Routing Pool
F7 F6 F5 F4 F3 F2 F1 F0
B0 B1 B2 B3 B4 B5 B6 B7
A0
A1
A2
A3
A4
A5
A6
A7
Output
Routing
Pool
Output Routing Pool
CLK
E7 E6 E5 E4 E3 E2 E1 E0
C0 C1 C2 C3 C4 C5 C6 C7
D7
D6
D5
D4
D3
D2
D1
D0
Output
Routing
Pool
Logic
Array
DQ
Global Routing Pool (GRP)
GLB
0139G1A-isp
Description
The ispLSI 1048C is a High-Density Programmable Logic
Device containing 288 Registers, 96 Universal I/O pins,
12 Dedicated Input pins, two Global Output Enables
(GOE), four Dedicated Clock Input pins and a Global
Routing Pool (GRP). The GRP provides complete
interconnectivity between all of these elements. The
ispLSI 1048C features 5-Volt in-system programming
and in-system diagnostic capabilities. It is the first device
which offers non-volatile reprogrammability of the logic,
and the interconnect to provide truly reconfigurable sys-
tems. Compared to the ispLSI 1048, the ispLSI 1048C
offers two additional dedicated inputs and two new Glo-
bal Output Enable pins.
The basic unit of logic on the ispLSI 1048C device is the
Generic Logic Block (GLB). The GLBs are labeled A0, A1
.. F7 in figure 1. There are a total of 48 GLBs in the ispLSI
1048C devices. Each GLB has 18 inputs, a program-
mable AND/OR/XOR array, and four outputs which can
be configured to be either combinatorial or registered.
Inputs to the GLB come from the GRP and dedicated
inputs. All of the GLB outputs are brought back into the
GRP so that they can be connected to the inputs of any
other GLB on the device.
Features
HIGH-DENSITY PROGRAMMABLE LOGIC
— 8000 PLD Gates
— 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output
Enables
— 288 Registers
— High-Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— Security Cell Prevents Unauthorized Copying
HIGH PERFORMANCE E2CMOS TECHNOLOGY
—
fmax = 70 MHz Maximum Operating Frequency
—
fmax = 50 MHz for Industrial and Military/883 Devices
—
tpd = 16 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile E2CMOS Technology
— 100% Tested at Time of Manufacture
IN-SYSTEM PROGRAMMABLE
— In-System Programmable (ISP) 5-Volt Only
— Increased Manufacturing Yields, Reduced Time-to-
Market, and Improved Product Quality
— Reprogram Soldered Devices for Faster Debugging
COMBINES EASE OF USE AND THE FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEX-
IBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
— Four Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
Copyright 2002 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
January 2002
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
ALL
DEVICES
DISCONTINUED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPM7032STC44-7 | IC MAX 7000 CPLD 32 44-TQFP |
| VI-2TZ-CX-F4 | CONVERTER MOD DC/DC 2V 30W |
| GEC07DRTN-S13 | CONN EDGECARD 14POS .100 EXTEND |
| MAX6636UP9A+ | IC PREC TEMP MONITOR 7CH 20TSSOP |
| VI-BTP-CW-B1 | CONVERTER MOD DC/DC 13.8V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ispLSI1048C-70LQ | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ISPLSI1048E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD |
| ISPLSI1048E_06 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD |
| ISPLSI1048E100LQ | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD |
| ISPLSI1048E-100LQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。