- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384536 > ISPL1048E-50LQ (Lattice Semiconductor Corporation) High-Density Programmable Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | ISPL1048E-50LQ |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | High-Density Programmable Logic |
| 中文描述： | 高密度可編程邏輯 |
| 文件頁數(shù)： | 11/16頁 |
| 文件大?。?/td> | 158K |
| 代理商： | ISPL1048E-50LQ |
Specifications
ispLSI 1048E
11
GLB Reg
Delay
I/O Pin
(Output)
ORP
Delay
0491
Feedback
Reg 4 PT Bypass
#35
20 PT
XOR Delays
Control
PTs
#44 - 46
Input
RST
DiClock
I/O Pin
(Input)
Y0
Y1,2,3
D
Q
GRP4
#30
GLB Reg Bypass
#39
ORP Bypass
#48
D
Q
RST
RE
OE
CK
I/O Reg Bypass
#22
I/O Cell
ORP
GLB
GRP
I/O Cell
#23 - 27
#34 Comb 4 PT Bypass
#36 - 38
#55 - 58
#54
#53
#47
Reset
Ded. In
GOE 0,1
#28
#59
#59
#40 - 43
#51, 52
#49, 50
GRP Loading
Delay
#29, 31-33
Derivations of
t
su,
t
h and
t
co from the Product Term Clock
1
=
=
=
=
2.2 ns
(0.3 + 2.0 + 5.0) + (0.1) – (0.3 + 2.0 + 2.9)
t
su
Logic + Reg su - Clock (min)
(
t
iobp +
t
grp4 +
t
20ptxor) + (
t
gsu) – (
t
iobp +
t
grp4 +
t
ptck(min))
(#22 + #30 + #37) + (#40) – (#22 + #30 + #46)
=
=
=
=
t
h
Clock (max) + Reg h - Logic
(
t
iobp +
t
grp4 +
t
ptck(max)) + (
t
gh) – (
t
iobp +
t
grp4 +
t
20ptxor)
(#22 + #30 + #46) + (#41) - (#22 + #30 + #37)
(0.3 + 2.0 + 4.0) + (4.5) – (0.3 + 2.0 + 5.0)
=
=
=
=
t
co
Clock (max) + Reg co + Output
(
t
iobp +
t
grp4 +
t
ptck(max)) + (
t
gco) + (
t
orp +
t
ob)
(#22 + #30 + #46) + (#42) + (#47 + #49)
(0.3 + 2.0 + 4.0) + (2.3) + (1.0 + 1.3)
Table 2-0042/1048E
Derivations of
t
su,
t
h and
t
co from the Clock GLB
1
=
=
=
=
t
su
Logic + Reg su - Clock (min)
(
t
iobp +
t
grp4 +
t
20ptxor) + (
t
gsu) – (
t
gy0(min) +
t
gco +
t
gcp(min))
(#22 + #30 + #37) + (#40) – (#54 + #42 + #56)
(0.3 + 2.0 + 5.0) + (0.1) – (0.9 + 2.3 + 0.8)
=
=
=
=
t
h
Clock (max) + Reg h - Logic
(
t
gy0(max) +
t
gco +
t
gcp(max)) + (
t
gh) – (
t
iobp +
t
grp4 +
t
20ptxor)
(#54 + #42 + #56) + (#41) – (#22 + #30 + #37)
(0.9 + 2.3 + 1.8) + (4.5) – (0.3 + 2.0 + 5.0)
=
=
=
=
t
co
Clock (max) + Reg co + Output
(
t
gy0(max) +
t
gco +
t
gcp(max)) + (
t
gco) + (
t
orp +
t
ob)
(#54 + #42 + #56) + (#42) + (#47 + #49)
(0.9 + 2.3 + 1.8) + (2.3) + (1.0 + 1.3)
3.5 ns
10.9 ns
3.4 ns
2.2 ns
9.6 ns
1. Calculations are based upon timing specifications for the ispLSI 1048E-125.
ispLSI 1048E Timing Model
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPL1048E-50LT | High-Density Programmable Logic |
| ISPL1048E-50LTI | High-Density Programmable Logic |
| ISPL1048E-70LQ | High-Density Programmable Logic |
| ISPL1048E-70LT | High-Density Programmable Logic |
| ISPL1048E-70LTI | High-Density Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPL1048E-50LQI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| ISPL1048E-50LT | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| ISPL1048E-50LTI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| ISPL1048E-70LQ | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| ISPL1048E-70LQI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。