
14
FN6367.0
December 6, 2007
Output Capacitor (Buck Converter)
Four 10μF or two 22μF ceramic capacitors are recommended
for this part. The overshoot and undershoot will be reduced
with more capacitance, but the recovery time will be longer.
PI Loop Compensation (Buck Converter)
The buck converter of ISL97653A can be compensated by a
RC network connected from CM2 pin to ground. C
8
= 4.7nF
and R
20
= 10k RC network is used in the demo board. A
larger value resistor can lower the transient overshoot,
however, at the expense of stability of the loop.
The stability can be optimized in a similar manner to that
described in “PI Loop Compensation (Boost Converter)” on
page 12.
Bootstrap Capacitor (C
13
)
This capacitor provides the supply to the high driver circuitry
for the buck MOSFET. The bootstrap supply is formed by an
internal diode and capacitor combination. A 1μF is
recommended for ISL97653A. A low value capacitor can
lead to overcharging and in turn damage the part.
During very light loads, the on-time of the low side diode
may be insufficient to replenish the bootstrap capacitor
voltage. Additionally, if V
IN
- V
BUCK
< 1.5V, the internal
MOSFET pull-up device may be unable to turn-on until
V
LOGIC
falls. Hence, there is a minimum load requirement in
this case. The minimum load can be adjusted by the
feedback resistors to FBL.
Charge Pump Controllers (V
ON
and V
OFF
)
The ISL97653A includes 2 independent charge pumps (see
charge pump block and connection diagram). The negative
charge pump inverts the SUPN voltage and provides a
regulated negative output voltage. The positive charge pump
doubles or triples the SUPP voltage and provides a
regulated positive output voltage. The regulation of both the
negative and positive charge pumps is controlled by internal
comparators that sense the output voltage. These sensed
voltages are then compared to scaled internal reference
voltages.
Charge pumps use pulse width modulation to adjust the
pump period, depending on the load present. The pumps
can provide 100mA for V
OFF
and 40mA for V
ON
.
Positive Charge Pump Design Consideration
All positive charge pump diodes (D1, D2 and D3 shown in
the “NEGATIVE CHARGE PUMP BLOCK DIAGRAM” on
page 16) for x2 (doubler) and x3 (Tripler) modes of operation
are included in the ISL97653A. During the chip start-up
sequence the mode of operation is automatically detected
when the charge pump is enabled. With both C
7
and C
8
present, the x3 mode of operation is detected. With C
7
present, C
8
open and with C
1
+ shorted to C
2
+, the x2 mode
of operation will be detected.
Internal switches M1, M2 and M3 isolate P
OUT
from SUPP
until the charge pump is enabled. This is important for TFT
applications that require the negative charge pump output
(V
OFF
) and A
VDD
supplies to be established prior to P
OUT
.
The maximum P
OUT
charge pump current can be estimated
from the following equations assuming a 50% switching
duty:
Note: V
DIODE
(2 I
MAX
) is the on-chip diode voltage as a
function of I
MAX
and V
DIODE
(40mA) < 0.7V.
TABLE 9. BUCK OUTPUT CAPACITOR RECOMMENDATION
CAPACITOR
SIZE
VENDOR
PART NUMBER
10μF/6.3V
0805
TDK
C2012X5R0J106M
10μF/6.3V
0805
Murata
GRM21BR60J106K
22μF/6.3V
1210
TDK
C3216X5R0J226M
100μF/6.3V
1206
Murata
GRM31CR60J107M
I
MAX
2x
2
V
--------------------------------------------------------------------+
(
)
min of 40mA or
2
–
V
2
ONH
I
ONL
(
)
V V
)
–
)
0.95A
~
I
MAX
3x
3
V
---------------------------------------------------------------+
(
)
min of 40mA or
·
3
–
V
2
ONH
I
ONL
(
)
V V
)
–
)
)
0.95V
~
(EQ. 14)
ISL97653A