- 您現(xiàn)在的位置：買賣IC網 > PDF目錄384532 > ISL9206EVAL1 (Intersil Corporation) FlexiHash For Battery Authentication PDF資料下載
參數資料
| 型號： | ISL9206EVAL1 |
| 廠商： | Intersil Corporation |
| 英文描述： | FlexiHash For Battery Authentication |
| 中文描述： | FlexiHash對于電池認證 |
| 文件頁數： | 15/16頁 |
| 文件大?。?/td> | 364K |
| 代理商： | ISL9206EVAL1 |
15
FN9260.0
March 9, 2006
ADDRESS 0-0E/0F: GENERAL PURPOSE MEMORY
(INF1/2)
These address locations can be used to store information
like model ID, date code, and other cell information which
can be read by the host.
ADDRESS 1-00: MASTER CONTROL REGISTER (MSCR)
The Master Control Register is defined in Table 14. The
MSCR register can be both read or written by the host
through the XSD bus.
ADDRESS 1-01: DEVICE STATUS REGISTER (STAT)
The STAT register is defined in Table 15. All status bits will
be cleared upon a read to this register. The STAT is a read-
only register.
DDRESS 2-00: SECRETS SELECTION REGISTER (SESL)
This register must be written to re-load the hash engine with
secrets stored in OTP ROM prior to presenting a new
challenge code word input.
ADDRESS 2-01: CHALLENGE CODE INPUT REGISTER
(CHLG)
This register is used to input the 32-bit challenge code
generated by the host for device authentication. All four
bytes of the challenge code should be written sequentially to
this register, starting with the least-significant byte. After the
fourth challenge byte is received, the authentication code
generation process will start. This CHLG is a write-only
register.
ADDRESS 2-05: AUTHENTICATION CODE OUTPUT
REGISTER (AUTH)
This register is used to output the 8-bit authentication code
calculated from the 32-bit challenge code. The register
content may be read only once after each challenge code
word is written to the device. Subsequent read to this
register without a new challenge being input will result in an
error condition.
Applications Information
XSD Bus Implementation
There are two ways to implement the XSD host in a micro-
processor. One way is to use a spare UART (Universal
Asynchronous Receiver/Transmitter). A GPIO (general
purpose input/output) can be used if no UART is available
for the XSD communication. Refer to application note
AN1167 available from Intersil for more information
regarding how to implement the XSD bus within a
microprocessor.
Pull-Up Resister Selection
Since there is an internal pull-down current on the XSD pin,
as shown in Figure 7, it is important to choose a pull-up
resistor value that is low enough so that the small amount of
pull-down current through the resistor does not cause the
bus voltage to droop below the V
IH
specification under any
condition. 5k
is a typical resistance used for pull-up.
Powered by XSD Bus
In applications that the device supply voltage is lower than
2.6V (such as an application powered by a single-cell NiMH
battery), or a device that has no power source at all, the
ISL9206 can be powered by the XSD bus. The application
circuit is shown in Figure 2. The condition for such
application circuit to function properly is that the bus pull-up
voltage is 3.3V or 5V. The bus pull-up voltage will charge the
capacitor C
1
through an internal ESD diode, as shown in
Figure 7. The ESD diode has 0.4V drop typically.
ESD Rating
The ISL9206 ESD specification is rated at 4kV of the human
body model. When the ISL9206 is used in a hand-held
accessory, higher ESD rating is typically required. External
components are required to enhance the ESD performance.
Additional Application Information
See Related Literature referenced on the first page for
additional application information.
TABLE 16. SECRETS SELECTION REGISTER (SESL)
BIT
NAME
TYPE
DEFAULT
DESCRIPTION
7:4
--
R
0000
Unused
3:2
CSL[1:0]
RW
01
Coefficient Definition Secret Selection: Selects the authentication secret code word stored in
OTP ROM to be used as the coefficient definition code for the FlexiHash+ engine.
00: invalid selection
01: Authentication Secret Set #1
10: Authentication Secret Set #2
11: Authentication Secret Set #3
1:0
SSL[1:0]
RW
10
Seed Secret Selection: Selects the authentication secret code word stored in OTP ROM to be
used as the secret seed for the FlexiHash+ engine.
00: invalid selection
01: Authentication Secret Set #1
10: Authentication Secret Set #2
11: Authentication Secret Set #3
ISL9206
相關PDF資料 |
PDF描述 |
|---|---|
| ISL9208IRZ | Multi-Cell Li-ion Battery Pack OCP/Analog Front End |
| ISL9209B | Charging System Safety Circuit |
| ISL9209BIRZ | Charging System Safety Circuit |
| ISL9209 | Charging System Safety Circuit |
| ISL9209IRZ | Charging System Safety Circuit |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISL9208 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Multi-Cell Li-ion Battery Pack OCP/Analog Front End |
| ISL9208_0711 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Multi-Cell Li-ion Battery Pack OCP/Analog Front End |
| ISL9208EVAL1Z | 制造商:Intersil Corporation 功能描述:ISL9208 EVALUATION BOARD 1 - ROHS COMPLIANT - QFN - Bulk |
| ISL9208EVAL2Z | 功能描述:EVAL BOARD 2 FOR ISL9208 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ISL9208IRZ | 功能描述:IC MULTI-CELL LI-ION PROT 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 標準包裝:2,000 系列:Impedance Track™ 功能:燃料，電量檢測計/監(jiān)控器 電池化學:鋰離子（Li-Ion） 電源電壓:2.4 V ~ 2.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:帶卷 (TR) 產品目錄頁面:1020 (CN2011-ZH PDF) 配用:BQ27350EVM-ND - BQ27350EVM 其它名稱:296-21665-2 |
發(fā)布緊急采購，3分鐘左右您將得到回復。