參數(shù)資料
型號: ISL6590
廠商: Intersil Corporation
英文描述: Dual Low-Noise Wide-Bandwidth Precision Amplifier 8-PDIP -40 to 85
中文描述: 數(shù)字多相位PWM控制器為核心電壓調(diào)節(jié)
文件頁數(shù): 5/24頁
文件大?。?/td> 1525K
代理商: ISL6590
5
Pin Descriptions
PIN NO.
PIN NAME
TYPE
PIN DESCRIPTION
1
OUTEN
Input
Output enable high input signal used to command the regulator on and a low input signal turns
the regulator off.
2-7
VID[0:5]
Input
Voltage identification (6 bit). Programs Vout regulation voltage.
8, 21, 39, 57
VDD_CORE
Power
IC internal core supply voltage (1.8 VDC logic).
9
PWRGD
Output
Power Good high output signal to indicate the regulator output voltage is within the specified
range. A low signal indicates the voltage is not within range.
10, 25, 42,
44, 54
VDD_IO
Power
IC I/O input supply voltage (3.3 VDC logic).
11
MCLK
Output
EEPROM external memory clock, data is clocked out of the IC on the rising edge and data is
clocked into the ISL6580 IC on the falling edge. Compliant with SPI EEPROMs.
12
MDO
Output
EEPROM external memory data output. Compliant with SPI EEPROMs
.
13
MDI
Input
EEPROM external memory data input. Compliant with SPI EEPROMs.
14
MCS
Output
EEPROM external memory chip select (Active low). Compliant with SPI EEPROMs.
Low side drive signal used to initiate the ISL6580 to turn on the LSFET.
15, 18, 22,
26, 30, 34
NDRIVE[1:6]
Output
16, 19, 23,
27, 31, 35
PWM[1:6]
Output
PWM performs pulse width modulation which is used to turn on the ISL6580’s power devices.
17, 20, 24,
28, 32, 36
IDIG[1:6]
Input
Current A/D data serial 7-bit digital word (MSB first). The first bit is a start bit (Start = 1). The
remaining 6 bits represent the sampled peak current in the drain of the particular ISL6580
P-Channel HSFET. (IDIG word transmission is triggered by the falling edge of the PWM signal.)
IDIG is an input that is received at SYSCLK/2, normally 66.6MHz.
29
EXT_Reset
Input
Voltage identification (6 bit). Programs Vout regulation voltage.
33, 48, 50,
51
TEST[1:4]
Output
Test pins for part evaluation
37, 38, 40,
41
NC
N/A
These pins have not been bonded out.
43
SYSCLK
Input/Output
System clock which runs at a 133.3MHz rate used to clock the ISL6580. This is generated by the
internal PLL circuit to create a 4x frequency multiply of the OSC_IN frequency.
45
ERR
Input
Serial data transmitted at a 66MHz (or SYSCLK/2) rate. This 6 bit voltage error is feedback into
the control loop and used to regulate the output voltage.
46
SOC
Input
Start of Conversion signal initiated by the ISL6580’s Voltage A/D to create the ERR signal.
47
ATRL
Input
Active Transient Response Low input signal from the ISL6580 indicating a voltage overshoot on
the converter output.
49
ATRH
Input
Active Transient Response High input signal from the ISL6580 indicating a voltage droop on the
converter output.
52
SDATA
Input/Output
Controller serial interface for communication, monitoring, and configuration data between the
ISL6580 and ISL6590 controller.
53
SCLK
Output
Serial digital bus clock supplied for the 16.67MHz clocking that accompanies SDATA via the
Backside serial bus.
55
ATX
Output
Asynchronous Serial Interface Transmit
56
ARX
Input
Asynchronous Serial Interface Receive
58
OSC_OUT
Output
Only used if part is using a crystal to generate the system clock.
59
OSC_IN
Input
Requires a 33.33MHz oscillator or crystal which is used to generate system clock.
60
PLL_DIG_VSS
PLL Bypass
Ground
Input
Digital Ground
for the 4X clock multiplier PLL
.
Test mode to bypass PLL input to core.
61
PLL_DIG_VDD
Power
1.8V power supply for the 4X clock multiplier PLL clock tree driver
(1.8 VDC logic)
.
Analog Ground for the 4X clock multiplier PLL.
62
PLL_ANA_VSS
Ground
63
PLL_ANA_VDD
Power
1.8V power supply for the 4X clock multiplier PLL (1.8 VDC logic).
64
PLL_Filter
Analog Input
Filter cap for PLL.
65
GND
Ground
Paddle IC Ground
ISL6590
相關(guān)PDF資料
PDF描述
ISL6590DR Dual Low-Noise Wide-Bandwidth Precision Amplifier 8-PDIP -40 to 85
ISL6592DNZ-T FUSE, ANTISURGE 2A
ISL6592 Dual Low-Noise Wide-Bandwidth Precision Amplifier 8-TSSOP -40 to 85
ISL6594BCRZ-T Advanced Synchronous Rectified Buck MOSFET Drivers with Protection Features
ISL6594BCBZ Advanced Synchronous Rectified Buck MOSFET Drivers with Protection Features
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6590DR-T 功能描述:IC REG CTRLR BST PWM VM 64-QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無 升壓:無 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP(0.300",7.62mm) 包裝:管件 產(chǎn)品目錄頁面:1316 (CN2011-ZH PDF)
ISL6592DNZ-T 功能描述:IC DIGTL MULTIPHASE CTRLR 48LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
ISL6592DNZ-TR5196 功能描述:IC DIGTL MULTIPHASE CTRLR 48LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
ISL6594ACB 功能描述:IC MOSFET DRVR SYNC BUCK 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET,電橋驅(qū)動器 - 外部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 配置:低端 輸入類型:非反相 延遲時間:40ns 電流 - 峰:9A 配置數(shù):1 輸出數(shù):1 高端電壓 - 最大(自引導(dǎo)啟動):- 電源電壓:4.5 V ~ 35 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:TO-263-6,D²Pak(5 引線+接片),TO-263BA 供應(yīng)商設(shè)備封裝:TO-263 包裝:管件
ISL6594ACB-T 功能描述:IC MOSFET DRVR SYNC BUCK 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET,電橋驅(qū)動器 - 外部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 配置:低端 輸入類型:非反相 延遲時間:40ns 電流 - 峰:9A 配置數(shù):1 輸出數(shù):1 高端電壓 - 最大(自引導(dǎo)啟動):- 電源電壓:4.5 V ~ 35 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:TO-263-6,D²Pak(5 引線+接片),TO-263BA 供應(yīng)商設(shè)備封裝:TO-263 包裝:管件