參數(shù)資料
型號(hào)： ISL658090EVAL3
廠商： Intersil Corporation
英文描述： Integrated Power Stage
中文描述： 集成功率級(jí)
文件頁(yè)數(shù)： 12/31頁(yè)
文件大?。?/td> 1391K
代理商： ISL658090EVAL3
12
V
VID
is the maximum output voltage at 0 load. It is set by a 5
or 6 bit binary input to the voltage regulator called VID
(Voltage ID). For VRD10, VID = 100011 indicates V
OUT
max
= 1.000V. The slope of the load line is different for other
applications. For VRM 9, Vout_max = V
VID
– Iload*.00095.
The slope and offset from V
VID
is adjustable in the ISL6580 /
ISL6590 using the user interface software. See the User
Interface Software section.
The ISL6580 / ISL6590 realize this behavior in a
programmable, lossless way. Load current is measured in
each ISL6580 output stage. A fraction (1/9900) of the current
in the upper MOSFET is mirrored and sent through an
external resistor. The voltage on the current sense resistor is
sampled near the end of the upper FET's ON time,
converted to a digital number and sent to the ISL6590
controller on the IDIGn line (see Figure 5). Current sensing
is described in more detail in the next section.
The sum of all power device currents is multiplied by a gain
factor, passed through a digital low pass filter and added to
the error voltage (see Figure 6).
The gain factor controls how much the output voltage
'droops' and is set by the system designer using the user
interface software. The user interface software calculates a
number of internal register values based on data in the
Large Signal Design, Inputs window. All values on the Inputs
window must be entered correctly for the AVP loadline to be
programmed correctly to the controller.
The user interface software will generate a plot of the
loadline. It is viewed by clicking on the AVP line button at the
bottom of all of the user interface software windows.
AVP offset moves the load line relative to the voltage
required by the input VID. It can be adjusted from 0 to 50mV
in steps of 3.125mV. AVP LoadLine controls the slope of the
load line. This gives the designer complete flexibility within
the specified "max" and "min" limits.
Current Sensing
Current sensing is a key feature in the Intersil Digital
Architecture. Precision current sensing is required to
maintain accurate load lines, good current sense balancing
between phases, thermal balancing, overload current, and
peak current limit protection.
By integrating the high side MOSFET in the power stage of
the Intersil Digital Architecture (see Figure 8), very accurate
current sensing can be achieved across temperature. This
method of current sense through integration is called current
mirroring. A current mirror simply designates a certain ratio
of transistors on the silicon of FET to have a separate source
output but a common drain node. As a result, a small current
sample from the FET can be drawn external to the power
stage and through a sense resistor. Voltage across the
sense resistor represents the total current through the High
Side FET. Since the mirror is using the same silicon as the
main current path, variations in Rdson and switching
characteristics mirror that of the main FET channel. The
internal structure of the sampling circuitry is seen in Figure 8.
FIGURE 5. CURRENT SENSE BLOCK DIAGRAM
FIGURE 6. AVP LOAD LINE CONTROL IS ADDED TO THE
ERROR SIGNAL
FIGURE 7. USER INTERFACE LOAD LINE ADJUSTMENTS
ISL6580
.
相關(guān)PDF資料
PDF描述
ISL6580 Dual Low-Noise Wide-Bandwidth Precision Amplifier 8-SOIC -40 to 85
ISL6580CR Integrated Power Stage
ISL6580CR-T Integrated Power Stage
ISL6590 Dual Low-Noise Wide-Bandwidth Precision Amplifier 8-PDIP -40 to 85
ISL6590DR Dual Low-Noise Wide-Bandwidth Precision Amplifier 8-PDIP -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6580CR 功能描述:IC DRIVER HIGH SIDE FET 56-QFN RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動(dòng)器 - 內(nèi)部開(kāi)關(guān) 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:高端/低端驅(qū)動(dòng)器 輸入類(lèi)型:SPI 輸出數(shù):8 導(dǎo)通狀態(tài)電阻:850 毫歐，1.6 歐姆 電流 - 輸出 / 通道:205mA，410mA 電流 - 峰值輸出:500mA，1A 電源電壓:9 V ~ 16 V 工作溫度:-40°C ~ 150°C 安裝類(lèi)型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:PG-DSO-20-45 包裝:帶卷 (TR)
ISL6580CR-T 功能描述:IC DRIVER HIGH SIDE FET 56-QFN RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動(dòng)器 - 內(nèi)部開(kāi)關(guān) 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:高端/低端驅(qū)動(dòng)器 輸入類(lèi)型:SPI 輸出數(shù):8 導(dǎo)通狀態(tài)電阻:850 毫歐，1.6 歐姆 電流 - 輸出 / 通道:205mA，410mA 電流 - 峰值輸出:500mA，1A 電源電壓:9 V ~ 16 V 工作溫度:-40°C ~ 150°C 安裝類(lèi)型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:PG-DSO-20-45 包裝:帶卷 (TR)
ISL6590DR-T 功能描述:IC REG CTRLR BST PWM VM 64-QFN RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無(wú) 升壓:無(wú) 回掃:是 反相:無(wú) 倍增器:無(wú) 除法器:無(wú) Cuk:無(wú) 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP（0.300"，7.62mm） 包裝:管件 產(chǎn)品目錄頁(yè)面:1316 (CN2011-ZH PDF)
ISL6592DNZ-T 功能描述:IC DIGTL MULTIPHASE CTRLR 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電源控制器，監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（5x5） 包裝:帶卷 (TR)
ISL6592DNZ-TR5196 功能描述:IC DIGTL MULTIPHASE CTRLR 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電源控制器，監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（5x5） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*