- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383159 > ISL6569ACRZ (INTERSIL CORP) Multi-Phase PWM Controller PDF資料下載
參數(shù)資料
| 型號： | ISL6569ACRZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | Multi-Phase PWM Controller |
| 中文描述： | SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PQCC32 |
| 封裝： | 6 X 6 MM, LEAD FREE, PLASTIC, MO-220, MLFP-32 |
| 文件頁數(shù)： | 17/22頁 |
| 文件大小： | 514K |
| 代理商： | ISL6569ACRZ |
17
FN9092.2
December 29, 2004
Load-Line Regulation Resistor
The load-line regulation resistor is labeled R
FB
in Figure 6.
Its value depends on the desired full-load droop voltage
(V
DROOP
in Figure 6). If Equation 19 is used to select each
ISEN resistor, the load-line regulation resistor is as shown
in Equation 21.
If one or both of the ISEN resistors was adjusted for thermal
balance, as in Equation 20, the load-line regulation resistor
should be selected according to Equation 22. Where I
FL
is
the full-load operating current and R
ISEN(n)
is the ISEN
resistor connected to the n
th
ISEN pin.
Output Filter Design
The output inductors and the output capacitor bank
together form a low-pass filter responsible for smoothing
the pulsating voltage at the phase nodes. The output filter
also must provide the transient energy during the interval of
time after the beginning of the transient until the regulator
can respond. Because it has a low bandwidth compared to
the switching frequency, the output filter necessarily limits
the system transient response leaving the output capacitor
bank to supply or sink load current while the current in the
output inductors increases or decreases to meet the
demand.
In high-speed converters, the output capacitor bank is
usually the most costly (and often the largest) part of the
circuit. Output filter design begins with minimizing the cost of
this part of the circuit. The critical load parameters in
choosing the output capacitors are the maximum size of the
load step,
I; the load-current slew rate, di/dt; and the
maximum allowable output-voltage deviation under transient
loading,
V
MAX
. Capacitors are characterized according to
their capacitance, ESR, and ESL (equivalent series
inductance).
At the beginning of the load transient, the output capacitors
supply all of the transient current. The output voltage will
initially deviate by an amount approximated by the voltage
drop across the ESL. As the load current increases, the
voltage drop across the ESR increases linearly until the
load current reaches its final value. The capacitors selected
must have sufficiently low ESL and ESR so that the total
output-voltage deviation is less than the allowable
maximum. Neglecting the contribution of inductor current
and regulator response, the output voltage initially deviates
by an amount
The filter capacitor must have sufficiently low ESL and ESR
so that
V <
V
MAX
.
Most capacitor solutions rely on a mixture of high-frequency
capacitors with relatively low capacitance in combination
with bulk capacitors having high capacitance, but limited
high-frequency performance. Minimizing the ESL of the high-
frequency capacitors allows them to support the output
voltage as the current increases. Minimizing the ESR of the
bulk capacitors allows them to supply the increased current
with less output voltage deviation.
The ESR of the bulk capacitors also creates the majority of
the output-voltage ripple. As the bulk capacitors sink and
source the inductor ac ripple current (see
Interleaving
and
Equation 2), a voltage develops across the bulk-capacitor
ESR equal to I
C,P
P
(ESR). Thus, once the output capacitors
are selected, the maximum allowable ripple voltage,
V
PP(MAX)
, determines the lower limit on the inductance.
Since the capacitors are supplying a decreasing portion of
the load current while the regulator recovers from the
transient, the capacitor voltage becomes slightly depleted.
The output inductors must be capable of assuming the entire
load current before the output voltage decreases more than
V
MAX
. This places an upper limits on inductance.
Equation 26 gives the upper limit on L for the cases when the
trailing edge of the current transient causes a greater output-
voltage deviation than the leading edge. Equation 25
addresses the leading edge. Normally, the trailing edge
dictates the selection of L because duty cycles are usually
less than 50%. Nevertheless, both inequalities should be
evaluated, and L should be selected based on the lower of
the two results. In each equation, L is the per-channel
inductance, and C is the total output capacitance.
Compensation
The two opposing goals of compensating the voltage
regulator are stability and speed. Depending on whether the
regulator employs the optional load-line regulation as
described in
Load-Line Regulation
, there are two distinct
methods for achieving these goals.
R
FB
V
------------------------
50 10
6
–
=
(EQ. 21)
R
FB
V
FL
r
DS ON
(
)
I
R
ISEN n
( )
n
∑
=
(EQ. 22)
V
ESL
(
)
di
dt
----
ESR
(
)
I
+
≈
(EQ. 23)
L
ESR
(
)
V
IN
S
V
IN
V
PP MAX
2V
OUT
–
------f
V
OUT
)
≥
(EQ. 24)
L
O
I
(
)
2
4CV
V
MAX
I ESR
)
–
≤
(EQ. 25)
L
I
(
-2.5
V
MAX
)
C
)
2
I ESR
)
–
V
IN
V
O
–
≤
(EQ. 26)
ISL6569A
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6569ACB | Multi-Phase PWM Controller |
| ISL6569ACBZ | Multi-Phase PWM Controller |
| ISL6569ACB-T | Multi-Phase PWM Controller |
| ISL6569 | Multi-Phase PWM Controller |
| ISL6569CB-T | Multi-Phase PWM Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6569ACRZ-T | 功能描述:IC REG CTRLR BUCK PWM 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
| ISL6569CB | 功能描述:IC REG CTRLR DIVIDER PWM 24-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無 升壓:無 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP（0.300"，7.62mm） 包裝:管件 產品目錄頁面:1316 (CN2011-ZH PDF) |
| ISL6569CB-T | 功能描述:IC REG CTRLR DIVIDER PWM 24-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無 升壓:無 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP（0.300"，7.62mm） 包裝:管件 產品目錄頁面:1316 (CN2011-ZH PDF) |
| ISL6569CBZ | 功能描述:IC REG CTRLR DIVIDER PWM 24-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
| ISL6569CBZ-T | 功能描述:IC REG CTRLR DIVIDER PWM 24-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。