24
FN9227.0
August 31, 2005
At turn on, the upper MOSFET begins to conduct and this
transition occurs over a time t
2
. In Equation 25, the
approximate power loss is P
UP,2
.
A third component involves the lower MOSFET’s reverse-
recovery charge, Q
rr
. Since the inductor current has fully
commutated to the upper MOSFET before the lower-
MOSFET’s body diode can draw all of Q
rr
, it is conducted
through the upper MOSFET across VIN. The power
dissipated as a result is P
UP,3
and is approximately:
Finally, the resistive part of the upper MOSFET’s is given in
Equation 27 as P
UP,4
.
The total power dissipated by the upper MOSFET at full load
can now be approximated as the summation of the results
from Equations 24, 25, and 26. Since the power equations
depend on MOSFET parameters, choosing the correct
MOSFETs can be an iterative process involving repetitive
solutions to the loss equations for different MOSFETs and
different switching frequencies.
Current Sensing Resistor
The resistors connected between these pins and the
respective phase nodes determine the gains in the load-line
regulation loop and the channel-current balance loop as well
as setting the overcurrent trip point. Select values for these
resistors based on the room temperature R
DS(ON)
of the
lower MOSFETs, DCR of inductor or additional resistor; the
full-load operating current, I
FL
; and the number of phases, N
using Equation 28.
R
70 10
6
In certain circumstances, it may be necessary to adjust the
value of one or more ISEN resistor. When the components of
one or more channels are inhibited from effectively dissipating
their heat so that the affected channels run hotter than
desired, choose new, smaller values of RISEN for the affected
phases (see the section entitled
Channel-Current Balance
).
Choose R
ISEN,2
in proportion to the desired decrease in
temperature rise in order to cause proportionally less current
to flow in the hotter phase.
T
2
T
1
In Equation 29, make sure that
T
2
is the desired temperature
rise above the ambient temperature, and
T
1
is the measured
temperature rise above the ambient temperature. While a
single adjustment according to Equation 29 is usually
sufficient, it may occasionally be necessary to adjust R
ISEN
two or more times to achieve optimal thermal balance
between all channels.
Load-Line Regulation Resistor
The load-line regulation resistor is labeled R
FB
in Figure 8. Its
value depends on the desired full-load droop voltage
(V
DROOP
in Figure 8). If Equation 28 is used to select each
ISEN resistor, the load-line regulation resistor is as shown in
Equation 30.
V
6
–
If one or more of the ISEN resistors is adjusted for thermal
balance, as in Equation 29, the load-line regulation resistor
should be selected according to Equation 31 where I
FL
is the
full-load operating current and R
ISEN(n)
is the ISEN resistor
connected to the n
th
ISEN pin.
V
I
FL
R
DS ON
)
Compensation
The two opposing goals of compensating the voltage
regulator are stability and speed. Depending on whether the
regulator employs the optional load-line regulation as
described in Load-Line Regulation, there are two distinct
methods for achieving these goals.
COMPENSATING LOAD-LINE REGULATED
CONVERTER
The load-line regulated converter behaves in a similar manner
to a peak-current mode controller because the two poles at
the output-filter L-C resonant frequency split with the
introduction of current information into the control loop. The
final locations of these poles are determined by the system
function, the gain of the current signal, and the value of the
compensation components, R
C
and C
C
.
Since the system poles and zero are affected by the values of
the components that are meant to compensate them, the
solution to the system equation becomes fairly complicated.
Fortunately there is a simple approximation that comes very
close to an optimal solution. Treating the system as though it
were a voltage-mode regulator by compensating the L-C
poles and the ESR zero of the voltage-mode approximation
yields a solution that is always stable with very close to ideal
transient performance.
P
UP 2
,
V
IN
I
M
N
-----
I
----2
–
t
2
2
----
f
S
≈
(EQ. 25)
P
UP 3
V
IN
Q
rr
f
S
=
(EQ. 26)
P
UP 4
R
DS ON
)
I
M
N
-----
2
d
I
2
-12
+
≈
(EQ. 27)
R
ISEN
–
-----------------------
I
FL
--N
=
(EQ. 28)
R
ISEN 2
R
ISEN
----------
=
(EQ. 29)
R
FB
70 10
------------------------
=
(EQ. 30)
R
FB
---------------------------------
R
ISEN n
( )
n
∑
=
(EQ. 31)
ISL6316