- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384524 > ISL6271ACRZ (INTERSIL CORP) Integrated XScale Regulator PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL6271ACRZ |
| 廠(chǎng)商： | INTERSIL CORP |
| 元件分類(lèi)： | 穩(wěn)壓器 |
| 英文描述： | Integrated XScale Regulator |
| 中文描述： | 0.8 A SWITCHING REGULATOR, PQCC20 |
| 封裝： | 4 X 4 MM, PLASTIC, MO-220-VGGD, QFN-20 |
| 文件頁(yè)數(shù)： | 7/16頁(yè) |
| 文件大?。?/td> | 588K |
| 代理商： | ISL6271ACRZ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
7
FN9171.1
Functional Pin Description
PVCC -
Input power to the core switching regulator. This
voltage is typically supplied by a the primary, single-cell
Li-ion battery or power adapter.
VCC.
Voltage source for control circuitry. Must be held within
0.3V of PVCC.
BBAT.
Secondary back-up voltage used to provide an
indication of the main battery status when the main battery is
low or absent. BBAT is typically a coin cell device and must
be maintained between 1.5V and 3.75V if it is not connected
to VCC pin. Connect it to VCC if BFLT# function is not used.
PHASE.
The output switching node that connects to the
output inductor to generate the processor core voltage.
VOUT.
Output voltage of the core regulator. Programmable
from 0.85 to 1.6V via the integrated I
2
C bus or VID pins.
LVCC.
Input voltage to the VSRAM and VPLL LDO pass
elements. To minimize power loss across the pass element
this should be tied to a pre-regulated system voltage
between 1.8V and 2.5V. LVCC can operate from the main
battery input when lower voltages are unavailable.
VPLL.
1.3V LDO regulator designed to supply power to the
phase-locked loop circuitry internal to the microprocessor.
VSRAM.
1.1V LDO regulator designed to supply power to
the microprocessor SRAM circuitry.
FB.
Core voltage feedback (to the error amplifier) via an
external compensation resistor.
SOFT.
An external capacitor connected between this pin and
ground controls the regulators output rise time. The start-up
ramp begins when VCC reaches its power-on-reset (POR)
rising threshold and the EN pin is high.
EN -
The ISL6271A outputs are enabled when a voltage
greater than 2V is applied to the EN pin. The core regulator
output MOSFETs bridge is turned off and the LDOs are
disabled
when EN is pulled low.
BFLT# -
Battery fault indicator. A high level indicates the
adequacy of the battery for regulator start-up. Designed to
interface with the processor General Purpose IO, this pin is
actively pulled low when the main battery is absent.
PGOOD -
An open-drain output that indicates the status of
the three regulators. It is pulled low when any of the regulators
are outside their voltage tolerances.
VIDEN -
Pull this pin low to enable I
2
C communication.
Connecting this pin to VCC disables the I
2
C bus and
enables the VID inputs. In this mode the slew rate is fixed at
a value determined by the soft-start capacitor.
SCL (VID0) -
This is a dual function pin. When VIDEN is low
it acts as the I
2
C clock input (SCL). When VIDEN is high this
pin acts as bit 0 to the VID DAC.
SDA (VID1) -
This is a dual function pin. When VIDEN is low
it acts as the I
2
C data/address line (SDA) used to transfer
voltage level and slew rate instructions to the ISL6271A.
When VIDEN is high this pin acts as bit 1 to the VID DAC.
VID2, VID3 -
VID inputs to the error amplifier reference DAC.
Used to control the core voltage when VIDEN is high.
GND -
Device signal ground. Connected to PGND at a
single point to avoid ground loops.
PGND -
Power ground return connection for the internal
synchronous rectifier.
Forced PGOOD fault. Converter operating in CCM at 420mA prior to
applying a 320mA transient step. This pushes the regulator beyond
the overcurrent threshold of 700mA. The phase node three-stated
and follows Vout to 0V. 20μs/DIV
FIGURE 14. FORCED PGOOD FAULT
PGOOD delay = 186ns from disable.
Vout = 0.85V prior to EN going low, 400ns/DIV
FIGURE 15. PGOOD DELAY
Typical Operating Performance
(Continued)
Test results from the Intersil ISL6271A Customer Reference Board (CRB). Output filter on switcher made up of a 4.7μH drumcore with 100m
of
DCR and an output capacitance of 10μF. X5R; Rcomp = 50k
, Vin = 3.6V unless otherwise noted.
PHASE
VOUT
PGOOD
PGOOD
EN
PHASE
VOUT
ISL6271A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6271ACRZ-T | Integrated XScale Regulator |
| ISL6271A | Integrated XScale Regulator |
| ISL6271ACR | Integrated XScale Regulator |
| ISL6271ACR-T | Integrated XScale Regulator |
| ISL6293 | Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6271ACRZ-T | 功能描述:直流/直流開(kāi)關(guān)調(diào)節(jié)器 LD PLL & SRAMG FOR I NTEL PROCESSORS IBM RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
| ISL6271AEVAL1 | 功能描述:EVALUATION BOARD FOR ISL6271A RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - DC/DC 與 AC/DC（離線(xiàn)）SMPS 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類(lèi)型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):升壓 頻率 - 開(kāi)關(guān):3MHz 板類(lèi)型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6271CR | 制造商:Rochester Electronics LLC 功能描述:PLL & SRAM REGULATOR FOR INTEL PROCESSORS - Bulk 制造商:Intersil Corporation 功能描述: |
| ISL6271EVAL1 | 制造商:Intersil Corporation 功能描述:ISL6271, PLL & SRAM REGULATOR FOR INTEL PROCESSORS EVALUATIO - Bulk |
| ISL6273 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:1.2A Low Quiescent Current 1.5MHz High Efficiency Synchronous Buck Regulator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。