參數(shù)資料
型號: ISL5314INZ
廠商: INTERSIL CORP
元件分類: 數(shù)字信號處理外設(shè)
英文描述: Direct Digital Synthesizer
中文描述: 8-BIT, DSP-NUM CONTROLLED OSCILLATOR, PQFP48
封裝: 7 X 7 MM, ROHS COMPLIANT, PLASTIC, MS-026BBC, LQFP-48
文件頁數(shù): 9/16頁
文件大?。?/td> 286K
代理商: ISL5314INZ
9
Address Hold Time, t
AH
Between ADDR and WR (Note 3)
0
-
-
ns
UPDATE Pulse Width, t
UW
(Note 3)
5
-
-
ns
UPDATE Setup Time, t
US
Between UPDATE and CLK (Note 3)
1
-
-
ns
UPDATE Hold Time, t
UH
Between UPDATE and CLK (Note 3)
3
-
-
ns
UPDATE Latency, t
UL
After UPDATE, before analog output change, if asserted after
writing to the control registers
-
14
-
Clock
Cycles
UPDATE Latency, t
UL
After UPDATE, before analog output change, if asserted before
writing to the control registers
-
11
-
Clock
Cycles
Maximum PH Rate
Rate of PH1 and PH0 pins (Note 3)
f
CLK
/2
-
-
Hz
Phase Pulse Width, t
PW
PH(1:0) (Note 3)
5
-
-
ns
Phase Setup Time, t
PS
Between PH(1:0) change and CLK (Note 3)
1
-
-
ns
Phase Hold Time, t
PH
Between PH(1:0) change and CLK (Note 3)
3
-
-
ns
Phase Latency, t
PL
Between PH(1:0) change and analog output change
-
12
-
Clock
Cycles
Maximum ENOFR Rate
Rate of ENOFR (Note 3)
f
CLK
/2
-
-
Hz
ENOFR Pulse Width, t
EW
ENOFR (Note 3)
5
-
-
ns
ENOFR Setup Time, t
ES
Between ENOFR and CLK (Note 3)
1
-
-
ns
ENOFR Hold Time, t
EH
Between ENOFR and CLK (Note 3)
3
-
-
ns
ENOFR Latency, t
EL
After ENOFR, before analog output change
-
14
-
Clock
Cycles
Write Enable Pulse Width, t
WR
WE (Note 3)
5
-
-
ns
Write Enable Setup Time, t
WS
Between WE and WR (Note 3)
2
-
-
ns
Write Enable Hold Time, t
WH
Between WE and WR (Note 3)
4
-
-
ns
RESET Pulse Width, t
RW
RESET (Note 3)
5
-
-
ns
RESET Setup Time, t
RS
Between RESET and CLK
1
-
-
ns
RESET Latency to Output, t
RL
After RESET, before analog output reflects reset values
-
11
-
Clock
Cycles
RESET Latency to Write, t
RE
After RESET, before the control registers can be written to
-
1
-
Clock
Cycles
Maximum SCLK Rate
See Figure 6 Timing Diagrams (Note 3)
50
-
-
MSPS
SCLK Pulse Width, t
SCW
See Figure 6 Timing Diagrams (Note 3)
5
-
-
ns
SDATA Pulse Width, t
SDW
See Figure 6 Timing Diagrams (Note 3)
5
-
-
ns
SDATA Setup Time, t
SDS
Between SDATA and SCLK. See Figure 6 Timing Diagrams. (Note
3)
6
-
-
ns
SDATA Hold Time, t
SDH
Between SDATA and SCLK. See Figure 6 Timing Diagrams. (Note
3)
1
-
-
ns
SSYNC Pulse Width, t
SSW
See Figure 6 Timing Diagrams (Note 3)
5
-
-
ns
SSYNC Setup Time, t
SSS
Between SSYNC and SCLK. See Figure 6 Timing Diagrams.
(Note 3)
6
-
-
ns
SSYNC Hold Time, t
SSH
Between SSYNC and SCLK. See Figure 6 Timing Diagrams.
(Note 3)
1
-
-
ns
Electrical Specifications
AV
DD
= DV
DD
= +5V (unless otherwise noted), V
REF
= Internal 1.2V, IOUTFS = 20mA, T
A
= -40
o
C to 85
o
C for
all Min and Max Values. T
A
= 25
o
C for All Typical Values
(Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
ISL5314
相關(guān)PDF資料
PDF描述
ISL5314IN Direct Digital Synthesizer
ISL5314 Direct Digital Synthesizer
ISL5314EVAL2 Direct Digital Synthesizer
ISL54048 Ultra Low ON-Resistance, +1.65V to +4.5V, Single Supply, Dual SPST Analog Switch
ISL54048IRUZ-T Ultra Low ON-Resistance, +1.65V to +4.5V, Single Supply, Dual SPST Analog Switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL54000 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Integrated Audio Amplifier Systems
ISL54000IRTZ 功能描述:IC AMP AUDIO PWR 1.23W AB 20TQFN RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:DirectDrive® 類型:D 類 輸出類型:1-通道(單聲道),帶立體聲耳機 在某負(fù)載時最大輸出功率 x 通道數(shù)量:930mW x 1 @ 8 歐姆; 40mW x 2 @ 16 歐姆 電源電壓:2.7 V ~ 5.5 V 特點:消除爆音,差分輸入,I²C,靜音,關(guān)閉,音量控制 安裝類型:表面貼裝 供應(yīng)商設(shè)備封裝:25-WLP(2.09x2.09) 封裝/外殼:25-WFBGA,WLCSP 包裝:帶卷 (TR) 其它名稱:MAX97000EWA+T-ND
ISL54000IRTZ-T 功能描述:IC AMP AUDIO PWR 1.23W AB 20TQFN RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:DirectDrive® 類型:D 類 輸出類型:1-通道(單聲道),帶立體聲耳機 在某負(fù)載時最大輸出功率 x 通道數(shù)量:930mW x 1 @ 8 歐姆; 40mW x 2 @ 16 歐姆 電源電壓:2.7 V ~ 5.5 V 特點:消除爆音,差分輸入,I²C,靜音,關(guān)閉,音量控制 安裝類型:表面貼裝 供應(yīng)商設(shè)備封裝:25-WLP(2.09x2.09) 封裝/外殼:25-WFBGA,WLCSP 包裝:帶卷 (TR) 其它名稱:MAX97000EWA+T-ND
ISL54001 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Integrated Audio Amplifier Systems
ISL54001IRTZ 功能描述:IC AMP AUDIO PWR 1.23W AB 20TQFN RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:DirectDrive® 類型:D 類 輸出類型:1-通道(單聲道),帶立體聲耳機 在某負(fù)載時最大輸出功率 x 通道數(shù)量:930mW x 1 @ 8 歐姆; 40mW x 2 @ 16 歐姆 電源電壓:2.7 V ~ 5.5 V 特點:消除爆音,差分輸入,I²C,靜音,關(guān)閉,音量控制 安裝類型:表面貼裝 供應(yīng)商設(shè)備封裝:25-WLP(2.09x2.09) 封裝/外殼:25-WFBGA,WLCSP 包裝:帶卷 (TR) 其它名稱:MAX97000EWA+T-ND