參數(shù)資料
型號: ISL5217KIZ
廠商: INTERSIL CORP
元件分類: 無繩電話/電話
英文描述: Quad Programmable Up Converter
中文描述: TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA196
封裝: 15 X 15 MM, LEAD FREE, PLASTIC, BGA-196
文件頁數(shù): 15/43頁
文件大?。?/td> 797K
代理商: ISL5217KIZ
15
FN6004.3
July 8, 2005
The resulting complex output is given by the following
equations.
Re mixer (20:0) = I(20:0) * cos(18:0) - Q(20:0) * sin(18:0)
Im mixer (20:0) = Q(20:0) * cos(18:0) + I(20:0) * sin(18:0)
(Vector weighting for block diagram)
I (20:0) = 2
1
.. 2
-19
Q (20:0) = 2
1
... 2
-19
sin (18:0) = 2
0
... 2
-18
cos (18:0) = 2
0
... 2
-18
Re mixer(20:0) = 2
1
... 2
-19
Im mixer(20:0) = 2
1
... 2
-19
Output Processing
Output processing sums the modulated output of each
channel to provide multi-carrier outputs. There are four
4-channel summers, which combined with the outputs IOUT,
QOUT, and bidirectional outputs IIN and QIN can be
configured by the user to support eight output modes. The
output mode is determined by Device Control 0x78 bits 9:8
and Main Control 0xc, bit 7.
Output Modes
Cascade Mode: In this mode IIN<19:0> and QIN<19:0> are
configured as inputs for the real and imaginary cascade
inputs. This is the only mode where IIN and QIN are
configured as inputs.
The cascade input allows for more than four multi-channel
transmissions by summing the complex modulated signals
from other device’s with the four channel summer. A cascade
chain of four devices allows up to sixteen carriers. Each
device delays it’s 4-channel summation to align with the
cascade in from the previous device. Device Control 0x78
bits 2:1, Cascade delay <1:0>, identifies the position in the
cascade chain to select the appropriate delay. Device
Control 0x78, bit 3, Cascade input enable, zeroes the
cascade-in data when the port is not in use. The output of
the summation is saturated to prevent roll-over.
Real: Real data is output on IIN, QIN, IOUT, and QOUT.
Imag: Imaginary data is output on IIN, QIN, IOUT, and
QOUT.
Muxed I/Q: The output data alternates between real and
imaginary on clock time boundaries. The output signal
ISTRB is asserted when the output data is real. The ISTRB
is enabled by Device Control 0x78, bit 5. In this mode, the
I/Q samples are decimated by two. This is the only mode in
which the output data is decimated.
NOTE: When in Muxed I/Q mode the output order is I then
Q.
Muxed I/Q at 2x rate: The output data alternates between
real and imaginary within a clock time boundary. The output
data is real when the clock is high, and imaginary when the
clock is low. All I/Q samples are output, and there is no
decimation of the output stream. Care should be utilized to
ensure sufficient set-up time is achieved for the downstream
device in the application, as data is alternating I then Q
between clock boundaries.
Complex out 1: In this mode, complex data is output on IIN
and QIN, while real data is output on IOUT and QOUT.
Complex out 2: In this mode, real data is output on IIN and
QIN, while complex data is output on IOUT and QOUT.
Complex out 3: In this mode, complex data is output on IIN
and QIN and complex data is output on IOUT and QOUT.
TABLE 7. OUTPUT MODES
OUTPUT MODE
MAIN
CONTROL
0X0C, BIT 7
COMPLEX
OUTPUT
MODE
MAIN
CONTROL
0X78, BITS 9:8
OUTPUT
MODE
MAIN
CONTROL
0X78, BIT 10
OUTPUT 2X
SELECT
ISTRB CLK
IIN<19:0>
QIN<19:0>
IOUT<19:0>
QOUT<19:0>
Cascade Mode
0
00
0
X
X
Input re
Input im
re CASout
im CASout
Real
0
01
0
X
X
re SUM1
re SUM2
re SUM3
re SUM4
Imaginary
0
10
0
X
X
im SUM1
im SUM2
im SUM3
im SUM4
Muxed I/Q
0
11
0
1
X
re SUM1
re SUM2
re SUM3
re SUM4
0
11
0
0
X
im SUM1
im SUM2
im SUM3
im SUM4
Muxed I/Q at 2X Rate
0
01
1
X
1
re SUM1
re SUM2
re SUM3
re SUM4
0
01
1
X
0
im SUM1
im SUM2
im SUM3
im SUM4
Complex Output Mode 1 1 (Ch. 0 only)
01
0
X
X
re SUM1
im SUM1
re SUM3
re SUM4
Complex Output Mode 2 1 (Ch. 2 only)
01
0
X
X
re SUM1
re SUM2
re SUM3
im SUM3
Complex Output Mode 3 1 (Ch. 0 and 2)
01
0
X
X
re SUM1
im SUM1
re SUM3
im SUM3
NOTE: re CASout is re SUM1 + re CASinput, im CASout is im SUM1 + im CAS in.
ISL5217
相關(guān)PDF資料
PDF描述
ISL5314INZ Direct Digital Synthesizer
ISL5314IN Direct Digital Synthesizer
ISL5314 Direct Digital Synthesizer
ISL5314EVAL2 Direct Digital Synthesizer
ISL54048 Ultra Low ON-Resistance, +1.65V to +4.5V, Single Supply, Dual SPST Analog Switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL5239 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Pre-Distortion Linearizer
ISL5239EVAL1 功能描述:EVALUATION BOARD FOR ISL5239 RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件,板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796
ISL5239KI 功能描述:音頻 DSP PA LINEARIZER IND TEMP 1 0MM PITCH RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
ISL5239KIZ 功能描述:音頻 DSP PA LINEARIZER IND 0MM PITCH BGA PACKAG RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
ISL5314 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Digital Synthesizer