- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383133 > ISL5216KI-1Z (INTERSIL CORP) Four-Channel Programmable Digital DownConverter PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL5216KI-1Z |
| 廠商： | INTERSIL CORP |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | Four-Channel Programmable Digital DownConverter |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA196 |
| 封裝： | 15 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, BGA-196 |
| 文件頁數(shù)： | 16/65頁 |
| 文件大?。?/td> | 1076K |
| 代理商： | ISL5216KI-1Z |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
16
July 8, 2005
Sample filter #2 requires:
32 + 32 + 128 + 8 = 200 data RAM locations
(95+1)/2=48 coefficient RAM location (resampler and HBF
coefficients are in ROM).
The number of clock cycles required to compute an output
for Sample filter #2 is calculated as follows:
Total decimation is 8, so the input sample rate for the FIR
chain (CIC output rate) could be up to:
f
CLK
/(ceil(105/8)) = f
CLK
/14.
With a 65MHz clock, this would support a maximum input
sample rate to the FIR processor of 4.6MHz and an output
sample rate up to 0.580MHz. The shaping filter impulse
response length would be:
(95 x 2)/580,000 = 82
μ
s.
The maximum output sample rate is dependent on the length
and number of FIRs and their decimation factors.
Illustrating this concept with Filter Example #3, a higher
speed filter chain might be comprised of one 19 tap
decimate-by-2 halfband filter followed by a 30 tap shaping
FIR filter with no decimation. The program for this example
could be:
The number of clock cycles required to compute an output
for Sample filter #3 is calculated as follows:
For Filter Example #3 and a 65MSPS input, the maximum
FIR input rate would be 65MSPS / ceil(26 / 2) = 5MSPS
giving a decimate-by-2 output sample rate of 2.5MSPS. At
80MSPS, the FIR could have up to 42 taps with the same
output rate.
Channels 0, 1, 2 and 3 can be combined in a polyphase
structure for increased bandwidth or improved filtering.
Filter Example #4 will be used to demonstrate this capability.
Symbol rate of 4.096 MSym. The desired output sample rate
is 8.192MSPS. Arrange the four back end sections as four
filters operating on the same CIC output at a rate of
SAMPLE FILTER #2 CLOCK CYCLES CALCULATION
CLOCK
CYCLES
FUNCTION PERFORMED
20
Halfband 1 compute clocks
(5 per compute x 4 computes)
8
Halfband 1 input sample writes (8 input samples)
14
Halfband 2 compute clocks
(7 per compute x 2 computes)
4
Halfband 2 input sample writes (4 input samples)
48
95 tap symmetric FIR, 2 clocks per tap
2
FIR input sample writes (2 input samples)
6
Resampler (6 taps, nonsymmetric)
1
Resampler input sample write (1 input samples)
1
Jump instruction
1
Wait instruction
105
Clock cycles per output
SAMPLE FILTER #3 PROGRAM
STEP
INSTRUCTION
0
Wait for enough input samples (2 in this case)
1
FIR
Type = even symmetry
19 taps
Halfband
Decimate by 2
Compute one output
Memory block size 32
Memory block start at 0
Coefficient block start at 18
Output to step 2
Reset wait count
2
FIR
Type = even symmetry
30 taps
Decimate by 1
Compute one output
Memory block size 64
Memory block start at 32
Coefficient block start at 64
Step size 1
Output to AGC
3
Jump, Unconditional, to 0
SAMPLE FILTER #3 CLOCK CYCLES CALCULATION
CLOCK
CYCLES
FUNCTION PERFORMED
6
19 tap halfband, one output
2
halfband input writes (2 input samples)
15
30 tap symmetric FIR, 2 taps per clock
1
1 FIR input write
1
1 wait
1
1 jump
26
Clock cycles per output
ISL5216
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL5216KIZ | Four-Channel Programmable Digital DownConverter |
| ISL5216KI-1 | Four-Channel Programmable Digital DownConverter |
| ISL5216KI | Four-Channel Programmable Digital DownConverter |
| ISL5216 | Four-Channel Programmable Digital DownConverter |
| ISL5217EVAL1 | Quad Programmable Up Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5216KIZ | 功能描述:上下轉(zhuǎn)換器 W/ANNEAL QD DIGTL DWNCNVRTR IND TEMP RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5217 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Programmable Up Converter |
| ISL5217_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Programmable Up Converter |
| ISL5217EVAL1 | 功能描述:EVALUATION BOARD FOR ISL5217KI RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| ISL5217KI | 功能描述:上下轉(zhuǎn)換器 196BGA,-40+85C PROGRAMMABLE QUAD UP CONVERTER RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。