6 FN6870.1 September 23, 2010 Output Rise and Fall Times tOR/t
參數(shù)資料
型號(hào): ISL34321INZ-T13
廠商: Intersil
文件頁(yè)數(shù): 10/13頁(yè)
文件大?。?/td> 0K
描述: IC SER/DESER LVDS SERDES 48TQFP
產(chǎn)品培訓(xùn)模塊: Solutions for Industrial Control Applications
標(biāo)準(zhǔn)包裝: 1,000
功能: 串行器/解串器
輸入類(lèi)型: LVTTL/LVCMOS
輸出類(lèi)型: LVTTL,LVCMOS
輸入數(shù): 2
輸出數(shù): 2
電源電壓: 1.7 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-TQFP 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 48-TQFP 裸露焊盤(pán)(7x7)
包裝: 帶卷 (TR)
ISL34321
6
FN6870.1
September 23, 2010
Output Rise and Fall Times
tOR/tOF Slew rate control set to min
CL = 8pF
1ns
Slew rate control set to
max, CL = 8pF
4ns
SERIALIZER PARALLEL INTERFACE
PCLK_IN Frequency
fIN
645
MHz
PCLK_IN Duty Cycle
tIDC
40
50
60
%
Parallel Input Setup Time
tIS
3.5
ns
Parallel Input Hold Time
tIH
1.0
ns
DESERIALIZER PARALLEL INTERFACE
PCLK_OUT Frequency
fOUT
645
MHz
PCLK_OUT Duty Cycle
tODC
50
%
PCLK_OUT Period Jitter (rms)
tOJ
Clock randomizer off
0.5
%tPCLK
PCLK_OUT Spread Width
tOSPRD
Clock randomizer on
±20
%tPCLK
PCLK_OUT to Parallel Data Outputs
(includes Sync and DE pins)
tDV
Relative to PCLK_OUT,
(Note 9)
-1.0
5.5
ns
Deserializer Output Latency
tCPD
Inherent in the design
4
9
14
PCLK
DESERIALIZER REFERENCE CLOCK (REF_CLK IS FED INTO PCLK_IN)
REF_CLK Lock Time
tPLL
100
s
REF_CLK to PCLK_OUT Maximum
Frequency Offset
PCLK_OUT is the
recovered clock
1500
5000
ppm
HIGH-SPEED TRANSMITTER
HS Differential Output Voltage,
Transition Bit
VODTR
TXCN = 0x00
650
800
900
mVP-P
TXCN = 0x0F
900
mVP-P
TXCN = 0xF0
1100
mVP-P
TXCN = 0xFF
1300
mVP-P
HS Differential Output Voltage, Non-
Transition Bit
VODNTR TXCN = 0x00
650
800
900
mVP-P
TXCN = 0x0F
900
mVP-P
TXCN = 0xF0
430
mVP-P
TXCN = 0xFF
600
mVP-P
HS Generated Output Common Mode
Voltage
VOCM
2.35
V
HS Common Mode Serializer-
Deserializer Voltage Difference
ΔVCM
10
20
mV
HS Differential Output Impedance
ROUT
80
100
120
Ω
HS Output Latency
tLPD
Inherent in the design
4
7
10
PCLK
HS Output Rise and Fall Times
tR/tF
20% to 80%
150
ps
HS Differential Skew
tSKEW
<10
ps
HS Output Random Jitter
tRJ
PCLK_IN = 45MHz
6
psrms
HS Output Deterministic Jitter
tDJ
PCLK_IN = 45MHz
25
psP-P
Electrical Specifications Unless otherwise indicated, all data is for: VDD_CDR = VDD_CR = 1.8V, VDD_IO = 3.3V,
VDD_TX = VDD_P = VDD_AN = 3.3V, TA = +25°C, Ref_Res = 3.16kΩ, High-speed
AC-coupling capacitor = 27nF. (Continued)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
相關(guān)PDF資料
PDF描述
R5F100JFAFA#V0 MCU 16BIT 96KB FLASH 52LQFP
VE-J2N-IY-F2 CONVERTER MOD DC/DC 18.5V 50W
R5F100BGANA#U0 MCU 16BIT 128KB FLASH 32WQFN
VE-J2N-IY-F1 CONVERTER MOD DC/DC 18.5V 50W
FIN1217MTDX IC SERIALIZER/DESERIAL 48-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL34340 制造商:Intersil Corporation 功能描述:
ISL34340_0806 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:WSVGA 24-Bit Long-Reach Video SERDES with Bidirectional Side-Channel
ISL34340INZ 功能描述:IC LNG-RCH VID SERDES 64-EPTQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 串行器,解串行器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類(lèi)型:串行 輸出類(lèi)型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:管件
ISL34340INZ-T13 功能描述:IC VIDEO SERDES LONG 64-EPTQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 串行器,解串行器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類(lèi)型:串行 輸出類(lèi)型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:管件
ISL34340KIT1Z 功能描述:EVALUATION BOARD FOR ISL34340 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 過(guò)時(shí)/停產(chǎn)零件編號(hào) 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類(lèi)型:CMOS 成像,彩色(RGB) 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP