- 您現在的位置：買賣IC網 > PDF目錄239728 > IF280C52EXXX-36:D (ATMEL CORP) 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數資料
| 型號： | IF280C52EXXX-36:D |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | PLASTIC, QFP-44 |
| 文件頁數： | 46/143頁 |
| 文件大?。?/td> | 4602K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁
14
XMEGA A3BU [DATASHEET]
8362F–AVR–02/2013
7.11
JTAG Disable
It is possible to disable the JTAG interface from the application software. This will prevent all external JTAG access to the
device until the next device reset or until JTAG is enabled again from the application software. As long as JTAG is
disabled, the I/O pins required for JTAG can be used as normal I/O pins.
7.12
I/O Memory Protection
Some features in the device are regarded as critical for safety in some applications. Due to this, it is possible to lock the
I/O register related to the clock system, the event system, and the advanced waveform extensions. As long as the lock is
enabled, all related I/O registers are locked and they can not be written from the application software. The lock registers
themselves are protected by the configuration change protection mechanism.
7.13
Flash and EEPROM Page Size
The flash program memory and EEPROM data memory are organized in pages. The pages are word accessible for the
flash and byte accessible for the EEPROM.
Table 7-2 on page 14 shows the Flash Program Memory organization and Program Counter (PC) size. Flash write and
erase operations are performed on one page at a time, while reading the Flash is done one byte at a time. For Flash
access the Z-pointer (Z[m:n]) is used for addressing. The most significant bits in the address (FPAGE) give the page
number and the least significant address bits (FWORD) give the word in the page.
Table 7-2.
Number of words and pages in the flash.
Table 7-3 on page 14 shows EEPROM memory organization. EEPROM write and erase operations can be performed
one page or one byte at a time, while reading the EEPROM is done one byte at a time. For EEPROM access the NVM
address register (ADDR[m:n]) is used for addressing. The most significant bits in the address (E2PAGE) give the page
number and the least significant address bits (E2BYTE) give the byte in the page.
Table 7-3.
Number of bytes and pages in the EEPROM.
Devices
PC size
Flash size
Page size
FWORD
FPAGE
Application
Boot
[bits]
[bytes]
[words]
Size
No of
pages
Size
No of
pages
ATxmega256A3B
U
18
256K + 8K
256
Z[8:1]
Z[18:9]
256K
512
8K
16
Devices
EEPROM
Page size
E2BYTE
E2PAGE
No of pages
size
[bytes]
ATxmega256A3BU
4K
32
ADDR[4:0]
ADDR[11:5]
128
相關PDF資料 |
PDF描述 |
|---|---|
| IT80C52CXXX-16:RD | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| IT80C52EXXX-36SHXXX:R | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44 |
| IT80C52XXX-20:D | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44 |
| IV80C52EXXX-25:RD | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44 |
| IDT75T43100S66BS | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA304 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IF280C52-L16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| IF280C52T-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| IF280C52T-16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| IF280C52T-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| IF280C52T-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。