- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄65593 > IDTCSP5V991-5JR (INTEGRATED DEVICE TECHNOLOGY INC) PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 PDF資料下載
參數(shù)資料
| 型號： | IDTCSP5V991-5JR |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 122K |
| 代理商： | IDTCSP5V991-5JR |
3
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
IDTCSP5V991
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
EXTERNALFEEDBACK
By providing external feedback, the CSP5V991 gives users flexibility
with regard to skew adjustment. The FB signal is compared with the
input REF signal at the phase detector in order to drive the VCO. Phase
differences cause the VCO of the PLL to adjust upwards or downwards
accordingly.
NOTES:
1. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed. Selecting the ap-
propriate FS value based on input frequency range allows the PLL to operate in its ‘sweet spot’ where jitter is lowest.
2. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always ap-
pears at 1Q1:0, 2Q1:0, and the higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will
be the same as the VCO when the output connected to FB is undivided. The frequency of the REF and FB inputs will be 1/2 or 1/4 the VCO frequency
when the part is configured for a frequency multiplication by using a divided output as the FB input.
3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will
be greater. For example if a 4tU skewed output is used for feedback, all other outputs will be skewed –4tU in addition to whatever skew value is programmed
for those outputs. ‘Max adjustment’ range applies to output pairs 3 and 4 where ± 6tU skew adjustment is possible and at the lowest FNOM value.
4. The maximum REF Clock Input Frequency is 85MHz. Use Q/2 or Q/4 as feedback and use the Control Summary Table explicitly for output
frequency to 100MHz.
An internal loop filter moderates the response of the VCO to the
phase detector. The loop filter transfer function has been chosen to
provide minimal jitter (or frequency variation) while still providing accu-
rate responses to input frequency changes.
CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS
nF1:0
Skew (Pair #1, #2)
Skew (Pair #3)
Skew (Pair #4)
LL (1)
–4tU
Divide by 2
LM
–3t
–6tU
LH
–2tU
–4tU
ML
–1tU
–2tU
MM
Zero Skew
MH
1tU
2tU
HL
2tU
4tU
HM
3tU
6tU
HH
4tU
Divide by 4
Inverted (2)
NOTES:
1.
LL disables outputs if TEST = MID and GND/
sOE = HIGH.
2.
When pair #4 is set to HH (inverted), GND/
sOE disables pair #4 HIGH when VCCQ/PE = HIGH, GND/ sOE disables pair #4 LOW when VCCQ/PE =
LOW.
PLL PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE
FS = LOW
FS = MID
FS = HIGH
Comments
Timing Unit Calculation (tU)
1/(44 x FNOM)
1/(26 x FNOM)
1/(16 x FNOM)
VCO Frequency Range (FNOM) (1,2)
25 to 35MHz
35 to 60MHz
60 to 85 MHz
Skew Adjustment Range (3)
Max Adjustment:
±9.09ns
±9.23ns
±9.38ns
ns
±49
±83
±135
Phase Degrees
±14%
±23%
±37%
% of Cycle Time
Example 1, FNOM = 25MHz
tU = 0.91ns
tU = 1.54ns
—
Example 2, FNOM = 30MHz
tU = 0.76ns
tU = 1.28ns
—
Example 3, FNOM = 40MHz
—
tU = 0.96ns
tU = 1.56ns
Example 4, FNOM = 50MHz
—
tU = 0.77ns
tU = 1.25ns
Example 5, FNOM = 80MHz
—
tU = 0.78ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDTCSP5V991-2JR | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| IDTCSP5V993-5QI | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| IDTCSP5V993-5Q | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| IDTCSPT855PA | PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| IDTCV141PAG | CV141 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDTCSPF2510C | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
| IDTCSPF2510CPG | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
| IDTCSPF2510CPGG | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
| IDTCSPF2510CPGGI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
| IDTCSPF2510CPGI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。