參數(shù)資料
型號： IDT88P8342BHGI
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 68/98頁
文件大?。?/td> 0K
描述： IC SPI3-SPI4 EXCHANGE 820-PBGA
標準包裝： 24
系列： *
其它名稱： 88P8342BHGI
70
IDT88P8342 SPI EXCHANGE 2 x SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
I_CLK_EDGE
The SPI-4 ingress LVTTL status clock active clock edge
is selected using the I_CLK_EDGE field.
0=SPI-4 ingress clock uses the rising edge
1= SPI-4 ingress clock uses the falling edge
I_DSC
The I_DSC bit is used to protect against a random data error
during de-skew.
0= One de-skew result is needed for data de-skew
1= Two consecutive de-skew results are needed for data de-skew
(recommendedsetting)
I_INSYNC_THR
The SPI-4 ingress DIP-4 in synchronization threshold
iscontrolledusingtheI_INSYNC_THRfield.Itisrecommendedtousetheinitial
value.
I_OUTSYNC_THR The SPI-4 ingress DIP-4 out-of synchronization
thresholdiscontrolledusingtheI_OUTSYNC_THRfield.Itisrecommendedto
use the initial value.
I_CSW_EN
The ingress calendar switch enable bit is used to enable the
switching of the active calendars. It is recommended to use the initial value.
0=Ingresscalendarswitchdisabled.OnlySPI-4ingresscalendar_0
is used.
1=Ingress calendar switch enabled. Calendar_0 or calendar_1 can
be used.
CAL_SEL
The calendar select bit selects between SPI-4 ingress
calendar_0 and SPI-4 ingress calendar_1. The CAL_SEL bit is only valid if the
I_CSW_EN bit is set to a logic one.
0=SPI-4 ingress calendar_0 is selected
1=SPI-4ingresscalendar_1isselectediftheI_CSW_ENbitissetto
a logic one
I_LOW
TheI_LOWfieldselectstheSPI-4ingressclockfrequencyrange.
0=SPI-4 ingress clock is greater than or equal to 200 MHz
1=SPI-4 ingress clock is less than 200 MHz
SPI-4 ingress status configuration register
(Block_base 0x0300 + Register_offset 0x01)
ALPHA_FIFO
The SPI-4 ingress ALPHA_FIFO field is the number of
repetitions of the status training sequence that must be scheduled every
FIFO_MAX_T cycles. The value for alpha used is actually one more than the
ALPHA_FIFO value programmed into the ALPHA_FIFO field.
SPI-4 ingress status register (Block_base 0x0300 +
Register_offset 0x02)
TABLE 90 - SPI-4 INGRESS STATUS CONFIGURA-
TION REGISTER (REGISTER_OFFSET 0x01)
Field
Bits
Length
Initial Value
FIFO_MAX_T
23:0
24
0
ALPHA_FIFO
31:24
8
0
TheSPI-4ingressstatusconfigurationregisterisatBlock_base0x0300and
has read and write access.
The SPI-4 ingress status configuration register is used to set the state of the
SPI-4ingressFIFOstatuspathinterface.ThebitfieldsoftheSPI-4ingressstatus
configuration register are described.
FIFO_MAX_T
TheSPI-4ingressFIFO_MAX_Tfieldisthemaximumtime
interval between scheduling of training sequences on the FIFO status path
interface. The units are the number of times the calendar is sent before
scheduling the training sequence.
TABLE 91 - SPI-4 INGRESS STATUS REGISTER
(REGISTER_OFFSET 0x02)
Field
Bits
Length
Initial Value
I_SYNCH
0
1
0
I_DSK_OOR
1
0
DCLK_AV
2
1
0
TheSPI-4ingressstatusregisterisatBlock_base0x0300andhasread-only
access.
The SPI-4 ingress status register is used to set the state of the SPI-4 ingress
synchronization.
The bit fields of the SPI-4 ingress status register are described.
I_SYNCH The SPI-4 ingress I_SYNCH field describes the synchroniza-
tion state of the SPI-4 ingress data path.
0=SPI-4 ingress data path is out of synchronization
1=SPI-4 ingress data path is in synchronization
I_DSK_OOR TheSPI-4ingressI_DSK_OORfield describesthede-skew
state of the SPI-4 ingress data path.
0=SPI-4 ingress data path de-skew is within range
1= SPI-4 ingress data path de-skew is out of range
DCLK_AV
The SPI-4 ingress DCLK_AV field describes the availability
state of the SPI-4 ingress clock.
0=SPI-4 ingress clock is not available
1= SPI-4 ingress clock is available
SPI-4 ingress inactive transfer port (Block_base
0x0300 + Register_offset 0x03)
TABLE 92 - SPI-4 INGRESS INACTIVE TRANSFER
PORT (REGISTER_OFFSET 0x03)
Field
Bits
Length
Initial Value
INACT_LP
7:0
8
0
The SPI-4 ingress inactive transfer port is at Block_base 0x0300 and has
read-only access.
The SPI-4 ingress inactive transfer port INACT_LP field is used to monitor
the LP associated with the latest inactive transfer. The INACT_LP field can
change at any time and is used for diagnostics only.
INACT_LP
TheSPI-4ingressINACT_LPfieldcontainsthenumericvalue
oftheLPassociatedwiththelastinactiveLPtransfer,usedfordiagnosticsonly.
相關(guān)PDF資料
PDF描述
LT1528CT IC REG LDO 3.3V/ADJ 3A TO220-5
RCE40DHFT CONN EDGECARD 80POS 1MM SMD
RBE40DHFT CONN EDGECARD 80POS 1MM SMD
MIC5295-3.0YD TR IC REG LDO 3V .15A TO-252-5
LT3015IMSE#TRPBF IC REG LDO NEG ADJ 1.5A 12MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT88P8342BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8344 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0
IDT88P8344BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8344BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT89H10T4BG2ZBBC 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*