- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1924 > IDT82V2616BBG (IDT, Integrated Device Technology Inc)IC INVERSE MUX 16CH ATM 272-PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT82V2616BBG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 17/99頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC INVERSE MUX 16CH ATM 272-PBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 應(yīng)用： | 無(wú)線 |
| 接口： | Utopia |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 封裝/外殼： | 260-BGA |
| 供應(yīng)商設(shè)備封裝： | 260-PBGA（19x19） |
| 包裝： | 托盤(pán) |
| 安裝類(lèi)型： | 表面貼裝 |
| 其它名稱： | 82V2616BBG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)
INTERFACE
24
December 4, 2006
IDT82V2616
Inverse Multiplexing for ATM
Channelized Non-Multi-Rate E1
In this mode, the system provides 2.048 MHz clock and 8 kHz frame
pulse for E1 bit stream exchange between the IDT82V2616 and the line
interface. The E1 time slot 0 is not used for data exchange while time
slot 16 may or may not be used for data exchange, depending on
Signalling or Non-Signalling mode.
Signalling and Non-Signalling
In signalling mode, time slot 0 and time slot 16 are not used for data
exchange between the IDT82V2616 and the line interface. In non-
signalling mode, only time slot 0 is not used for data exchange.
3.2.1.7 Mode14~Mode15
The multi-rate concept is defined in Multi-rate on page 23, and the
signalling and non-signalling concepts are defined in Signalling and
Non-Signalling on page 24. The system provides 8.192 MHz common
clock and 8 kHz common frame pulse.
In these modes, only the TSCCK and RSCCK pins are used to input
the 8.192 MHz clock in Tx and Rx directions respectively, and TSCFS
and RSCFS are used as common frame pulse in Tx and Rx directions
respectively. The TSCK[i], TSF[i], RSCK[i] and RSF[i] pins are not used
and should be connected to ground. The unused RSD pins should also
be connected to ground.
The data pins used for multiplexing are shown in Table-3.
3.2.2
LINE INTERFACE TIMING CLOCK MODES
Two timing clock modes can be selected. One is Common Clock
Mode, the other is Independent Clock Mode. The timing clock mode can
be individually configured for each link. In IMA mode, AddTxLink
command and AddRxLink command can be used to configure the clock
mode in the transmit and receive directions respectively. In UNI mode,
ConfigUNILink command can be used to configure the clock mode.
If a link is configured in Common Clock Mode, TSCCK and RSCCK
are used as Tx clock and Rx clock respectively, and TSCFS and RSCFS
are used as common frame pulse in Tx and Rx directions respectively.
If a link is configured in Independent Clock Mode, TSCK[i] and
RSCK[i] are used as Tx clock and Rx clock respectively, and TSF[i] and
RSF[i] are used as the frame pulse in Tx and Rx directions respectively.
These two timing clock modes can be configured at the same time,
i.e., some links can work in Common Clock Mode while other links can
work in Independent Clock Mode.
The line interface mode7~mode10 and mode14~mode15 cannot be
used in Independent Clock Mode.
3.2.3
LINE INTERFACE LOOPBACK FUNCTION
The line interface supports two line loopback functions, one is
external loopback mode and the other is internal loopback mode. The
two loopback modes can be selected by ConfigLoopMode command.
In external loopback mode, all the data received at the line side is
looped back to the transmit side and is transmitted out. When this func-
tion is enabled, all the links will be in external loopback mode. Data will
not be transmitted to the Utopia interface.
In internal loopback mode, the data transmitted are also sent to the
receive side. When this function is enabled, all the links will be in internal
loopback mode. Data will not be transmitted to the FE Utopia interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT88K8483BRI | IC SPI-4 EXCHANGE 3PORT 672-BGA |
| IDT88P8341BHI | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| IDT88P8342BHI | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| IDT88P8344BHI | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| IDT89H24NT24G2ZBHLG | IC PCI SW 24LANE 24PORT 324BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82V3001A | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH SINGLE REFERENCE INPUT |
| IDT82V3001A_08 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH SINGLE REFERENCE INPUT |
| IDT82V3001APV | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH SINGLE REFERENCE INPUT |
| IDT82V3001APVG | 功能描述:IC PLL WAN W/SGL REF INP 56SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| IDT82V3001APVG8 | 功能描述:IC PLL WAN W/SGL REF INP 56-SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。