參數(shù)資料
型號： IDT82V2088DRG
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 8/78頁
文件大?。?/td> 0K
描述： IC LIU T1/J1/E1 8CH 208-TQFP
標準包裝： 12
類型： 線路接口裝置（LIU）
規(guī)程： E1
電源電壓： 3.13 V ~ 3.47 V
安裝類型： 表面貼裝
封裝/外殼： 208-BFQFP
供應(yīng)商設(shè)備封裝： 208-PQFP（28x28）
包裝： 托盤
其它名稱： 82V2088DRG
16
INDUSTRIAL
TEMPERATURE RANGES
OCTAL CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT
3
FUNCTIONAL DESCRIPTION
3.1
T1/E1/J1 MODE SELECTION
The IDT82V2088 can be used as an eight-channel E1 LIU or an eight-
channel T1/J1 LIU. In E1 application, the T1E1 bit (GCF0, 40H) should be
set to ‘0’. In T1/J1 application, the T1E1 bit should be set to ‘1’.
3.2
TRANSMIT PATH
The transmit path of each channel of the IDT82V2088 consists of an
Encoder, an optional Jitter Attenuator, a Waveform Shaper, a set of LBOs,
a Line Driver and a Programmable Transmit Termination.
3.2.1
TRANSMIT PATH SYSTEM INTERFACE
The transmit path system interface consists of TCLKn pin, TDn/TDPn
pin and TDNn pin. In E1 mode, the TCLKn is a 2.048 MHz clock. In T1/J1
mode, the TCLKn is a 1.544 MHz clock. If the TCLKn is missing for more
than 70 MCLK cycles, an interrupt will be generated if it is not masked.
Transmit data is sampled on theTDn/TDPnand TDNnpins bythe active
edge of TCLKn. The active edge of TCLKn can be selected by the
TCLK_SELbit(TCF0,02H...).AndtheactivelevelofthedataonTDn/TDPn
and TDNn can be selected by the TD_INV bit (TCF0, 02H...).
The transmit data from the system side can be provided in two different
ways: Single Rail and Dual Rail. In Single Rail mode, only TDn pin is used
for transmitting data and the T_MD[1] bit (TCF0, 02H...) should be set to
‘0’. In Dual Rail Mode, both TDPn and TDNn pins are used for transmitting
data, the T_MD[1] bit (TCF0, 02H...) should be set to ‘1’.
3.2.2
ENCODER
When T1/J1 mode is selected, in Single Rail mode, the Encoder can be
selected to be a B8ZS encoder or an AMI encoder by setting T_MD[0] bit
(TCF0, 02H...).
WhenE1modeisselected,inSingleRailmode,theEncodercanbecon-
figured to be a HDB3 encoder or an AMI encoder by setting T_MD[0] bit
(TCF0, 02H...).
In both T1/J1 mode and E1 mode, when Dual Rail mode is selected (bit
T_MD[1] is ‘1’), the Encoder is by-passed. In the Dual Rail mode, a logic ‘1’
on the TDPn pin and a logic ‘0’ on the TDNn pin results in a negative pulse
on the TTIPn/TRINGn; a logic ‘0’ on TDPn pin and a logic ‘1’ on TDNn pin
results in a positive pulse on the TTIPn/TRINGn. If both TDPn and TDNn
are logic ‘1’ or logic ‘0’, the TTIPn/TRINGn outputs a space (Refer to TDn/
3.2.3
PULSE SHAPER
The IDT82V2088 provides three ways of manipulating the pulse shape
before sending it. The first is to use preset pulse templates for short haul
application, the second is to use LBO (Line Build Out) for long haul appli-
cation and the other way is to use user-programmable arbitrary waveform
template.
3.2.3.1 Preset Pulse Templates
For E1 applications, the pulse shape is shown in Figure-4 according to
the G.703 and the measuring diagram is shown in Figure-5. In internal
impedance matching mode, if the cable impedance is 75
, the PULS[3:0]
bits (TCF1, 03H...) should be set to ‘0000’; if the cable impedance is 120
, the PULS[3:0] bits (TCF1, 03H...) should be set to ‘0001’. In external
impedance matching mode, for both E1/75
and E1/120 cable imped-
ance, PULS[3:0] should be set to ‘0001’.
Figure-4 E1 Waveform Template Diagram
Figure-5 E1 Pulse Template Test Circuit
For T1 applications, the pulse shape is shown in Figure-6 according to
the T1.102 and the measuring diagram is shown in Figure-7. This also
meets the requirement of G.703, 2001. The cable length is divided into five
grades,andtherearefivepulsetemplatesusedforeachofthecablelength.
The pulse template is selected by PULS[3:0] bits (TCF1, 03H...).
Figure-6 DSX-1 Waveform Template
-0 .6
-0 .4
-0 .2
0
0 .2
0 .4
0.6
-0 .2 0
0.00
0.2 0
0.40
0.60
0.80
1.00
1.2 0
T im e in U n it In te rva ls
N
or
m
al
ized
A
m
plitude
IDT82V2088
VOUT
RLOAD
TTIPn
TRINGn
Note: 1. For RLOAD = 75
(nom),Vout (Peak)=2.37V (nom)
2. For RLOAD=120
(nom),Vout (Peak)=3.00V (nom)
-0.6
-0.4
-0.2
0
0.2
0.4
0.6
0.8
1
1.2
0
250
500
750
1000
1250
Time (ns)
Normalized
A
m
plitude
相關(guān)PDF資料
PDF描述
IDT82V2108BBG IC FRAMER T1/J1/E1 8CH 144-BGA
IDT82V2604BBG IC INVERSE MUX 4CH ATM 208-BGA
IDT82V2608BBG IC INVERSE MUX 8CH ATM 208-BGA
IDT82V2616BBG IC INVERSE MUX 16CH ATM 272-PBGA
IDT88K8483BRI IC SPI-4 EXCHANGE 3PORT 672-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82V2108 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:T1 / E1 / J1 OCTAL FRAMER
IDT82V2108BB 功能描述:IC FRAMER T1/J1/E1 8CH 144-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
IDT82V2108BBG 功能描述:IC FRAMER T1/J1/E1 8CH 144-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
IDT82V2108PX 功能描述:IC FRAMER T1/J1/E1 8CH 128-PQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
IDT82V2108PX8 功能描述:IC FRAMER T1/J1/E1 8CH 128-PQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*