![](http://datasheet.mmic.net.cn/210000/ICS507-xx_datasheet_15437626/ICS507-xx_3.png)
ICS507-01/02
PECL Clock Synthesizer
MDS 507 C
Integrated Circuit Systems, Inc. 525 Race Street San Jose CA 95126 (408)295-9800tel www.icst.com
3
Revision 042600
Printed 11/13/00
Parameter
ABSOLUTE MAXIMUM RATINGS (stresses be ond these can permanentl damage the device)
Supply Voltage, VDD
Referenced to GND
Inputs
Referenced to GND
Clock Output
Referenced to GND
Ambient Operating Temperature
ICS507M-0x
ICS507M-0xI
Soldering Temperature
Max of 20 seconds
Storage temperature
DC CHARACTERISTICS (VDD = 5.0 V unless otherwise noted)
Operating Voltage, VDD
Input High Voltage, VIH
ICLK only
Input Low Voltage, VIL
ICLK only
Input High Voltage, VIH
S0, S1
Input Low Voltage, VIL
S0, S1
Output High Voltage, VOH
Note 2
Output Low Voltage, VOL
Note 2
IDD Operating Suppl Current, note 3
No Load, 155.52MHz
Internal Cr stal Capacitance, X1 and X2
Pins 1, 8
Input Capacitance
S0, S1
AC CHARACTERISTICS (VDD = 5.0 V unless otherwise noted)
Input Crystal Frequency
Input Clock Frequency
Output Frequency, ICS507-01
0 to 70°C VDD = 5.0 V
0 to 70°C VDD = 3.3 V
Output Frequency, ICS507-01I
-40 to 85°C VDD = 3.3 V or 5.0 V
Output Frequency, ICS507-02I
0 to 70°C VDD = 5.0 V
0 to 70°C VDD = 3.3 V
-40 to 85°C VDD = 3.3 V or 5.0 V
Output Clock Duty Cycle
PLL Bandwidth
Absolute Clock Period Jitter
Deviation from mean
One Sigma Clock Period Jitter
Conditions
Minimum
Typical
Maximum
Units
7
V
V
V
°C
°C
°C
°C
-0.5
-0.5
0
-40
VDD+0.5
VDD+0.5
70
85
260
150
-65
3.0
5.5
V
V
V
V
V
V
V
VDD/2 + 1
VDD/2
VDD/2
VDD/2-1
VDD-0.5
VDD+0.5
VDD-1.2
VDD-2.0
67
26
4
mA
pF
pF
5
5
10
10
10
125
125
125
49
10
27
52
200
156
125
200
200
160
51
MH z
MH z
MH z
MH z
MH z
MH z
MH z
MH z
%
kHz
ps
ps
±75
20
Electrical Specifications
Notes:
1) All typical values are at 5.0 V and 25°C unless otherwise noted.
2) VOH and VOL can be set by the external resistor values on the PECL outputs.
3) IDD includes the current through the external resistors, which can be modified.
4) The phase relationship between input and output can change at power up. For a fixed phase relationship, see one of the
ICS zero delay buffers.