- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1996 > ICS507M-01T (IDT, Integrated Device Technology Inc)IC CLOCK SYNTHESIZER PECL 16SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS507M-01T |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 2/7頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK SYNTHESIZER PECL 16SOIC |
| 產(chǎn)品變化通告： | Product Discontinuation 13/May/2009 |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類(lèi)型： | 時(shí)鐘/頻率合成器 |
| PLL： | 無(wú) |
| 輸入： | 時(shí)鐘，晶體 |
| 輸出： | PECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 無(wú)/是 |
| 頻率 - 最大： | 200MHz |
| 除法器/乘法器： | 無(wú)/是 |
| 電源電壓： | 3.15 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
| 其它名稱(chēng)： | 507M-01T |
ICS507-01
PECL CLOCK SYNTHESIZER
PECL MULTIPLIER
IDT / ICS PECL CLOCK SYNTHESIZER
2
ICS507-01
REV I 041905
Pin Assignment
* At 3.3V, use this selection to get 155.52 MHz from a
16 MHz input.
For lowest phase noise generation of 155.52 MHz, use
a 19.44 MHz crystal and the 8X selection.
Clock Multiplier Select Table
0 = connect pin directly to ground
1 = connect pin directly to VDD
M = leave unconnected (floating)
Pin Descriptions
12
1
11
2
10
3
9
X1/ICLK
4
VDD
5
VDD
6
NC
7
S1
8
GND
S0
OE
NC
GND
NC
PECL
NC
RES
16
15
14
13
PECL
X2
16 Pin (150 mil) SOIC
S1
S0
Multiplier
0
9.72X*
0M
10X
01
12X
M
0
6.25X
MM
8X
M1
5X
10
2X
1M
3X
11
4X
Number
Name
Type
Description
1
XI/ICLK
Input
Crystal Connection. Connect to a fundamental parallel mode crystal, or
clock.
2
VDD
Power
Connect to +3.3 V or 5 V, and to VDD on pin 3.
3
VDD
Power
Connect to VDD on pin 2. Decouple with pin 5.
4
S1
Input
Multiplier select pin 1. Determines output frequency per table above.
5
GND
Power
Connect to ground.
6
GND
Power
Connect to ground.
7
NC
—
No connect. Do not connect this pin to anything.
8
PECL
Output
PECL output. Connect to resistor load as shown on page 1.
9
PECL
Output
Complimentary PECL output. Connect to resistor load as shown on
page 1.
10
RES
Input
Bias resistor input. Connect a resistor between this pin and VDD.
11
NC
—
No connect. Do not connect this pin to anything.
12
NC
—
No connect. Do not connect this pin to anything.
13
OE
Input
Output Enable. Tri-states both outputs when low. Internal pull-up.
14
S0
Input
Multiplier select pin 0. Determines output frequency per table above.
15
NC
—
No connect. Do not connect this pin to anything.
16
X2
Output
Crystal Connection. Connect to crystal, or leave unconnected for clock
input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS525R-04LF | IC PECL CLK USER CONFIG 28-SSOP |
| ICS548G-05T | IC CLOCK MULT T1/E1 16-TSSOP |
| ICS552ARI-01T | IC OSC/MULT/BUFFER OCT 20-SSOP |
| ICS557G-05ALF | IC CLK SOURCE QUAD PCI 20-TSSOP |
| ICS570BT | IC MULTIPLIER/ZDB 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS507M-02I | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:PECL Clock Synthesizer |
| ICS507M-02IT | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:PECL Clock Synthesizer |
| ICS507-XX | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:PECL Clock Synthesizer |
| ICS508 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:PECL to CMOS Converter |
| ICS508-DPK | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:PECL to CMOS Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。