- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1996 > ICS507M-01T (IDT, Integrated Device Technology Inc)IC CLOCK SYNTHESIZER PECL 16SOIC PDF資料下載
參數(shù)資料
| 型號： | ICS507M-01T |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 1/7頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK SYNTHESIZER PECL 16SOIC |
| 產品變化通告： | Product Discontinuation 13/May/2009 |
| 標準包裝： | 2,500 |
| 類型： | 時鐘/頻率合成器 |
| PLL： | 無 |
| 輸入： | 時鐘，晶體 |
| 輸出： | PECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 200MHz |
| 除法器/乘法器： | 無/是 |
| 電源電壓： | 3.15 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 507M-01T |
DATASHEET
PECL CLOCK SYNTHESIZER
ICS507-01
IDT / ICS PECL CLOCK SYNTHESIZER
1
ICS507-01
REV I 041905
Description
The ICS507-01 is an inexpensive, simple way to
generate a low jitter 155.52 MHz (or other high speed)
differential PECL clock output from a low frequency
crystal input. Using Phase-Locked-Loop (PLL)
techniques, the devices use a standard fundamental
mode crystal to produce output clocks up to 200 MHz.
Stored in each chip’s ROM is the ability to generate a
selection of different multiples of the input reference
frequency, including an exact 155.52 MHz clock from
common crystals. For lowest jitter and phase noise on
a 155.52 MHz clock, a 19.44 MHz crystal and the x8
selection can be used.
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew and jitter are not defined nor guaranteed.
Features
Packaged in 16 pin SOIC
Available in Pb (lead) free package
Input crystal frequency of 5 - 27 MHz
Input clock frequency of 5 - 52 MHz
Enable usage of common low-cost crystal
Differential PECL output clock frequencies up to 200
MHz
Duty cycle of 49/51
Operation voltage of 3.3 V or 5.0 V (±5%)
Ideal for SONET applications and oscillator
manufacturers
Available in die form
Industrial temperature versions available
ICS507-02 is no longer available
Block Diagram
GND
Clock
Synthesis
and Control
Circuitry
X1/ICLK
X2
Crystal or
clock input
Output resistors shown are for unterminated lines. Refer to MAN09 for additional information.
Clock
Buffer/
Crystal
Oscillator
VDD
2
Output Enable
(both outputs)
S0:1
270 ohm
62 ohm
270 ohm
VDD
PECL
1.1 kohm
RES
相關PDF資料 |
PDF描述 |
|---|---|
| ICS525R-04LF | IC PECL CLK USER CONFIG 28-SSOP |
| ICS548G-05T | IC CLOCK MULT T1/E1 16-TSSOP |
| ICS552ARI-01T | IC OSC/MULT/BUFFER OCT 20-SSOP |
| ICS557G-05ALF | IC CLK SOURCE QUAD PCI 20-TSSOP |
| ICS570BT | IC MULTIPLIER/ZDB 8-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS507M-02I | 制造商:ICS 制造商全稱:ICS 功能描述:PECL Clock Synthesizer |
| ICS507M-02IT | 制造商:ICS 制造商全稱:ICS 功能描述:PECL Clock Synthesizer |
| ICS507-XX | 制造商:ICS 制造商全稱:ICS 功能描述:PECL Clock Synthesizer |
| ICS508 | 制造商:ICS 制造商全稱:ICS 功能描述:PECL to CMOS Converter |
| ICS508-DPK | 制造商:ICS 制造商全稱:ICS 功能描述:PECL to CMOS Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。