- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10616 > ICS1893BKILFT (IDT, Integrated Device Technology Inc)PHYCEIVER LOW PWR 3.3V 56-VQFN PDF資料下載
參數(shù)資料
| 型號： | ICS1893BKILFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 52/133頁 |
| 文件大小： | 0K |
| 描述： | PHYCEIVER LOW PWR 3.3V 56-VQFN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PHYceiver™ |
| 類型： | PHY 收發(fā)器 |
| 規(guī)程： | MII |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 56-VFQFP-EP（8x8） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁面： | 1252 (CN2011-ZH PDF) |
| 其它名稱： | 800-1795-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
Chapter 5 Interface Overviews
ICS1893BF, Rev. F, 5/13/10
May, 2010
25
ICS1893BF Data Sheet Rev. F - Release
Copyright 2009, IDT, Inc.
All rights reserved.
5.2 Serial Management Interface
The ICS1893BF provides an ISO/IEC compliant, two-wire Serial Management Interface as part of its MAC
Interface. This Serial Management Interface is used to exchange control, status, and configuration
information between a Station Management entity (STA) and the physical layer device (PHY), that is, the
ICS1893BF.
The ISO/IEC standard also specifies a frame structure and protocol for this interface as well as a set of
Management Registers that provide the STA with access to a PHY such as the ICS1893BF. A Serial
Management Interface is comprised of two signals: a bi-directional data pin (MDIO) along with an
associated input pin for a clock (MDC). The clock is used to synchronize all data transfers between the
ICS1893BF and the STA.
In addition to the ISO/IEC defined registers, the ICS1893BF provides several extended status and control
registers to provide more refined control of the MII and MDI interfaces. For example, the QuickPoll Detailed
Status Register provides the ability to acquire the most-important status functions with a single MDIO read.
Note: In the ICS1893BF, the MDIO and MDC pins remain active for all the MAC Interface modes (that is,
10M MII, 100M MII, 100M Symbol, and 10M Serial).
5.3 Twisted-Pair Interface
For the twisted-pair interface, the ICS1893BF uses 1:1 ratio transformers for both transmit and receive.
Better operation results from using a split ground plane through the transformer. In this case:
The RJ-45 transformer windings must be on the chassis ground plane along with the Bob Smith
termination.
The ICS1893BF system ground plane must include the ICS1893BF-side transformer windings along with
the 61.9
resistors and the 120-nH inductor.
The transformer provides the isolation with one set of windings on one ground plane and another set of
windings on the second ground plane.
5.3.1 Twisted-Pair Transmitter
The twisted-pair transmitter driver uses an H-bridge configuration. IDT transformer requirements:
Turns Ratio 1:1
Chokes may be used on chip or cable side or both sides
No power connections to the transformer. Transformer power is supplied by the ICS1893BF
MIDCOM 7090-37 or equivalent symetrical magnetics are used
Figure 5-1 shows the design for the ICS1893BF twisted-pair interface.
Two 61.91% resistors are in series, with a 120-nH 5% inductor between them. These components form
a network that connects across both pairs of twisted pairs A and B.
The center taps on the chip side are each bypassed to VSS with a 0.1uf capacitor. Do not connect the
chip side center taps together (use separate bypass capacitors). The ICS1893BF biases the selected
transmit pair and receive pair differently based on assigned function.
Both twisted pairs A and B have an assigned plus and minus.
Note:
1. Keep all TX traces as short as possible.
2. When longer board twisted pair traces are used, 50
-characteristic board trace impedance is
desirable.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7180BST48Z | IC VID DECOD SDTV 10BIT 48LQFP |
| AD9889BBBCZ-80 | TRANSMITTER HDMI/DVI 76-CSPBGA |
| AD8325ARUZ | IC LN DVR CATV FINE-STEP 28TSSOP |
| MAX3430EPA+ | IC TXRX RS-485 3.3V 8-DIP |
| VI-BWM-IV-F3 | CONVERTER MOD DC/DC 10V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1893BKIT | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:PHYceiver™ 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| ICS1893BKLF | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:PHYceiver™ 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| ICS1893BKLFT | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:PHYceiver™ 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| ICS1893BKT | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:PHYceiver™ 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| ICS1893BRIEF | 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。