- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385433 > HYS72D64320HBR-5-C (QIMONDA AG) 184-Pin Registered Double Data Rate SDRAM Module PDF資料下載
參數(shù)資料
| 型號： | HYS72D64320HBR-5-C |
| 廠商： | QIMONDA AG |
| 元件分類： | DRAM |
| 英文描述： | 184-Pin Registered Double Data Rate SDRAM Module |
| 中文描述： | 64M X 72 DDR DRAM MODULE, 0.5 ns, DMA184 |
| 封裝： | GREEN, DIMM-184 |
| 文件頁數(shù)： | 20/50頁 |
| 文件大?。?/td> | 1158K |
| 代理商： | HYS72D64320HBR-5-C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
Internet Data Sheet
Rev. 1.32, 2007-03
03292006-Q22P-G7TH
20
HYS72D[128/64/32]3xx[G/H]BR–[5/6/7]–C
Registered Double Data Rate SDRAM
Precharge command period
Read preamble
Read postamble
Active bank A to Active bank B command
Write preamble
Write preamble setup time
Write postamble
Write recovery time
Internal write to read command delay
Exit self-refresh to non-read command
Exit self-refresh to read command
1)
V
DDQ
= 2.5 V
±
0.2 V,
V
DD
= +2.5 V
±
0.2 V ; 0
°
C
≤
T
A
≤
70
°
C
2) Input slew rate
≥
1 V/ns
3) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals
other than CK/CK, is
V
REF
. CK/CK slew rate are
≥
1.0 V/ns.
4) Inputs are not recognized as valid until stabilizes.
5) The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is
V
TT
.
6)
t
HZ
and
t
LZ
transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific
voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
7) Fast slew rate
≥
1.0 V/ns , slow slew rate
≥
0.5 V/ns and < 1 V/ns for command/address and CK & CK slew rate > 1.0 V/ns, measured
between
V
IH(ac)
and
V
IL(ac)
.
8) A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
9) The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition
is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the
bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from
HIGH to LOW at this time, depending on
t
DQSS
.
10) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system
performance (bus turnaround) degrades accordingly.
11) In all circumstances,
t
XSNR
can be satisfied using
t
XSNR
=
t
RFC,min
+ 1
×
t
CK
t
RP
t
RPRE
t
RPST
t
RRD
t
WPRE
t
WPRES
t
WPST
t
WR
t
WTR
t
XSNR
t
XSRD
20
0.9
0.4
15
0.25
0
0.4
15
1
75
200
—
1.1
0.6
—
—
—
—
—
—
—
—
ns
t
CK
t
CK
ns
t
CK
ns
t
CK
ns
t
CK
ns
t
CK
2)3)4)5)
2)3)4)5)
2)3)4)5)
2)3)4)5)
2)3)4)5)
2)3)4)5)9)
2)3)4)5)10)
2)3)4)5)
2)3)4)5)
2)3)4)5)11)
2)3)4)5)
Parameter
Symbol
–7
Unit
Note/Test
Condition
1)
DDR266A
Min.
Max.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYS72D64320HBR-6-C | 184-Pin Registered Double Data Rate SDRAM Module |
| HYS72D64300HU-5-C | 184-Pin Unbuffered Double Data Rate SDRAM |
| HYS72D64300HU-6-C | 184-Pin Unbuffered Double Data Rate SDRAM |
| HYS72D64301HBR_07 | 184-Pin Registered Double-Data-Rate SDRAM Module |
| HYS72D64301HBR-5-C | 184-Pin Registered Double-Data-Rate SDRAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYS72D64320HBR-6-C | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:184-Pin Registered Double Data Rate SDRAM Module |
| HYS72D64320HU-5-C | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:184-Pin Unbuffered Dual-In-Line Memory Modules |
| HYS72D64320HU-6-C | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:184-Pin Unbuffered Dual-In-Line Memory Modules |
| HYS72D64500GR-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module |
| HYS72D64500GR-7-A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?512MB (64Mx72) PC2100 1-bank? |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。