- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385432 > HYB18H1G321AF (QIMONDA) GDDR3 Graphics RAM 1-Gbit GDDR3 Graphics RAM PDF資料下載
參數(shù)資料
| 型號： | HYB18H1G321AF |
| 廠商： | QIMONDA |
| 英文描述： | GDDR3 Graphics RAM 1-Gbit GDDR3 Graphics RAM |
| 中文描述： | GDDR3顯卡內(nèi)存1千兆位GDDR3顯卡內(nèi)存 |
| 文件頁數(shù)： | 8/48頁 |
| 文件大?。?/td> | 1406K |
| 代理商： | HYB18H1G321AF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
HYB18H1G321AF–10/11/14
1-Gbit GDDR3
Internet Data Sheet
Rev. 0.92, 2007-10
06122007-MW7D-3G3M
8
2.1
Ball Definition and Description
TABLE 2
Ball Description
Ball
Type
Detailed Function
CLK, CLK
Input
Clock:
CLK and CLK are differential clock inputs. Address and command inputs are latched on the positive
edge of CLK. Graphics SDRAM outputs (RDQS, DQs) are referenced to CLK. CLK and CLK are not
internally terminated.
Clock Enable:
CKE HIGH activates and CKE LOW deactivates the internal clock and input buffers. Taking CKE
LOW provides Power Down. If all banks are precharged, this mode is called Precharge Power Down
and Self Refresh mode is entered if a Auto Refresh command is issued. If at least one bank is open,
Active Power Down mode is entered and no Self Refresh is allowed. All input receivers except CLK,
CLK and CKE are disabled during Power Down. In Self Refresh mode the clock receivers are
disabled too. Self Refresh Exit is performed by setting CKE asynchronously HIGH. Exit of Power
Down without Self Refresh is accomplished by setting CKE HIGH with a positive edge of CLK.
The value of CKE is latched asynchronously by Reset during Power On to determine the value of the
termination resistor of the address and command inputs.
CKE is not allowed to go LOW during a RD, a WR or a snoop burst.
Chip Select:
CS0 enables the command decoder when low and disables it when high. When the command
decoder is disabled, new commands with the exception of DTERDIS are ignored, but internal
operations continue. In 2-CS mode, CS0 is exclusively used for MRS, EMRS and SREFEN.
Chip Select:
CS1 is only evaluated in 2-CS mode, and it is used as the chip-select signal for the second memory
block.
Command Inputs:
Sampled at the positive edge of CLK, CAS, RAS, and WE define (together with corresponding CS)
the command to be executed.
Data Input/Output:
The DQ signals form the 32 bit data bus. During READs the balls are outputs and during WRITEs
they are inputs. Data is transferred at both edges of RDQS.
Input Data Mask:
The DM signals are input mask signals for WRITE data. Data is masked when DM is sampled HIGH
with the WRITE data. DM is sampled on both edges of WDQS. DM0 is for DQ<0:7>, DM1 is for
DQ<8:15>, DM2 is for DQ<16:23> and DM3 is for DQ<24:31>. Although DM balls are input-only,
their loading is designed to match the DQ and WDQS balls.
Read Data Strobes:
RDQSx are unidirectional strobe signals. During READs the RDQSx are transmitted by the Graphics
SDRAM and edge-aligned with data. RDQS have preamble and postamble requirements. RDQS0 is
for DQ<0:7>, RDQS1 for DQ<8:15>, RDQS2 for DQ<16:23> and RDQS3 for DQ<24:31>.
Write Data Strobes:
WDQSx are unidirectional strobe signals. During WRITEs the WDQSx are
generated by the controller and center aligned with data. WDQS have preamble and postamble
requirements. WDQS0 is for DQ<0:7>, WDQS1 for DQ<8:15>, WDQS2 for DQ<16:23> and WDQS3
for DQ<24:31>.
CKE
Input
CS0
Input
CS1
Input
RAS, CAS,
WE
Input
DQ<0:31>
I/O
DM<0:3>
Input
RDQS<0:3>
Output
WDQS<0:3>
Input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB18H256321BF | 256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM |
| HYB18H256321BF-10 | 256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM |
| HYB18H256321BF-11 | 256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM |
| HYB18H256321BF-12 | 256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM |
| HYB18H256321BF-14 | 256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB18H1G321AF-10/11/14 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:GDDR3 Graphics RAM 1-Gbit GDDR3 Graphics RAM |
| HYB18H256321BF | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM |
| HYB18H256321BF-10 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM |
| HYB18H256321BF-11 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM |
| HYB18H256321BF-11/12/14 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。