- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370740 > HY5PS121623F 32Mx16|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M PDF資料下載
參數(shù)資料
| 型號： | HY5PS121623F |
| 英文描述： | 32Mx16|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
| 中文描述： | 32Mx16 | 1.8 | 8K的| D43/D44/D54/D55 |的DDR II內(nèi)存- 512M |
| 文件頁數(shù)： | 55/66頁 |
| 文件大?。?/td> | 862K |
| 代理商： | HY5PS121623F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
Rev. 0.52/Nov. 02 55
HY5PS12423(L)F
HY5PS12823(L)F
HY5PS121623(L)F
Self Refresh
When auto refresh command with CKE=low is issued, DDR-II DRAM entered self refresh mode. During the self refresh
mode, DRAM retain data without external clocking and any external system control. Before issuing Self Refresh com-
mand, all banks must be in a precharge state and CKE must be low. All input buffer is turned off except CKE pin,
which means all input signals (except CKE) are Don’t care during self refresh. On-chip DLL is automatically disabled
upon entering self refresh mode. DRAM retains data by internal self refresh operation. Self refresh mode is exit by
assering CKE high. Once CKE is high, the DDR II SDRAM must have NOP commands issued for tXSNR because time is
required for the completion of any internal refresh in progress. After self refresh exit, stable input clock should be sup-
plied to DRAM. A minimum of 200 cycles of stable input clock, where CKE is held high, is required to lock the internal
DLL circuit of DDR-II SDRAM.
/CK
CK
CKE
Self Refresh
CMD
NOP
Non Read
Enter self refresh mode
Exit Self Refresh mode
Read
tXSNR
~
tXSNR
~
~
~
~
~
~
~
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY5PS121623LF | 32Mx16|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
| HY5PS12423F | 128Mx4|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
| HY5PS12423LF | 128Mx4|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
| HY5PS12823F | 64Mx8|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
| HY5PS12823LF | 64Mx8|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY5PS121623LF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32Mx16|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
| HY5PS12421AF | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR2 SDRAM |
| HY5PS12421AF-C3 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR2 SDRAM |
| HY5PS12421AF-C4 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR2 SDRAM |
| HY5PS12421AF-E3 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR2 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。