- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370709 > HT48R32(20DIP-F0) 8-BIT MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | HT48R32(20DIP-F0) |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-BIT MICROCONTROLLER |
| 中文描述： | 8位微控制器 |
| 文件頁數(shù)： | 8/42頁 |
| 文件大?。?/td> | 259K |
| 代理商： | HT48R32(20DIP-F0) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
HT48R50A-1/HT48C50-1
Rev. 1.00
8
January 2, 2003
Certain locations in the program memory are reserved
for special usage:
Location 000H
This area is reserved for program initialization. After
chip reset, the program always begins execution at lo-
cation 000H.
Location 004H
This area is reserved for the external interrupt service
program. If the INT input pin is activated, the interrupt
isenabledandthestackisnotfull,theprogrambegins
execution at location 004H.
Location 008H
This area is reserved for the Timer/Event Counter 0 in-
terruptserviceprogram.Ifatimerinterruptresultsfroma
Timer/Event Counter 0 overflow, and if the interrupt is
enabled and the stack is not full, the program begins ex-
ecution at location 008H.
Location 00CH
This location is reserved for the Timer/Event Counter
1 interrupt service program. If a timer interrupt results
from a Timer/Event Counter 1 overflow, and the inter-
rupt is enabled and the stack is not full, the program
begins execution at location 00CH.
Table location
Any location in the ROM space can be used as
look-up tables. The instructions TABRDC [m] (the
current page, one page=256 words) and TABRDL
[m]
lower-order byte to the specified data memory, and
the higher-order byte to TBLH (08H). Only the desti-
nation of the lower-order byte in the table is
well-defined, the other bits of the table word are trans-
ferred to the lower portion of TBLH, and the remaining
(the last page) transfer the contents of the
1-bit words are read as 0 . The Table Higher-order
byte register (TBLH) is read only. The table pointer
(TBLP) is a read/write register (07H), which indicates
the table location. Before accessing the table, the lo-
cation must be placed in the TBLP. The TBLH is read
only and cannot be restored. If the main routine and
the ISR (Interrupt Service Routine) both employ the
table read instruction, the contents of the TBLH in the
main routine are likely to be changed by the table read
instruction used in the ISR. Errors can occur. In other
words, using the table read instruction in the main rou-
tine and the ISR simultaneously should be avoided.
However, if the table read instruction has to be applied
in both the main routine and the ISR, the interrupt is
supposed to be disabled prior to the table read in-
struction. It will not be enabled until the TBLH has
been backed up. All table related instructions require
two cycles to complete the operation. These areas
may function as normal program memory depending
upon the requirements.
Stack register
STACK
This is a special part of the memory which is used to
save the contents of the program counter (PC) only. The
stack is organized into 6 levels and is neither part of the
data nor part of the program space, and is neither read-
able nor writeable. The activated level is indexed by the
stack pointer (SP) and is neither readable nor writeable.
At a subroutine call or interrupt acknowledge signal, the
contents of the program counter are pushed onto the
stack. At the end of a subroutine or an interrupt routine,
signaled by a return instruction (RET or RETI), the pro-
gram counter is restored to its previous value from the
stack.Afterachipreset,theSPwillpointtothetopofthe
stack.
2 * > # !
9 9 9
9 9
&
@ #
* # ! #
# A
! # *
: !
* !
" ! *
>
! #
#
@
! *
!
*
!
" ! *
>
! #
*
(
= ; " *
>
* 6 2 3 * B
'
8
(
= ; " *
>
* 6 2 3 * B
'
8
! C * *
*
* * ! * 9
4
+
#
@
! *
!
*
!
" ! *
>
! #
*
Program memory
Instruction
Table Location
*11
*10
*9
*8
*7
*6
*5
*4
*3
*2
*1
*0
TABRDC [m]
P11
P10
P9
P8
@7
@6
@5
@4
@3
@2
@1
@0
TABRDL [m]
1
1
1
1
@7
@6
@5
@4
@3
@2
@1
@0
Table location
Note: *11~*0: Table location bits
P11~P8: Current program counter bits
@7~@0: Table pointer bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT48R32(28SKDIP-B0) | 8-BIT MICROCONTROLLER |
| HT49C10(48SSOP) | 8-BIT MICROCONTROLLER |
| HT49C30L(48SSOP) | Microcontroller |
| HT49C50-1 | 8-Bit LCD Type Mask MCU |
| HT49C50-100QFP | Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT48R32-28SDIP-B-0 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-8-BIT MCU |
| HT48R50 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit Microcontroller Series |
| HT48R50(28SKDIP-H0) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| HT48R50(40DIP-A0) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| HT48R50-1 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-bit OTP Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。