![](http://datasheet.mmic.net.cn/Intersil/HSP43168JC-33Z_datasheet_97449/HSP43168JC-33Z_10.png)
10
FN2808.12
July 27, 2009
Input/Output Formats
The Dual FIR supports mixed mode arithmetic with both
unsigned and two's complement data and coefficients. The
input and output formats for both data types are shown in
Figure
3. If the Dual FIR is configured as an even symmetric
filter with unsigned data and coefficients, the output will be
unsigned. Otherwise, the output will be two's complement.
The MUX/Adder can be configured to implement
programmable rounding at bit locations 2-10 through 21. The
round is implemented by adding a 1 to the specified location
(see Table
2). Figure
4 illustrates the rounding operation. For
example, to configure the part such that the output is
rounded to the 10 MSBs, OUT18 - 27, the round position
would be chosen to be 2-1. The negative sign on the MSB
indicates 2’s complement format.
Application Examples
In this section a number of examples are presented which
detail even, odd, symmetric, asymmetric, decimating and
dual FIR filter configurations. These examples are intended
to illustrate the different operational features of the
HSP43168 and should be used as a guide in developing an
application specific filter configuration. Use Table
6 to select
and find the example that best matches your application.
Examples 1 through 5 are explained using a single four tap
FIR cell, but the same concept applies to FIR filters which
use both FIR cells (A and B) in a single filter configuration.
Example 6 details a dual filter mode where FIR cell A and B
implement different digital filters. All examples are
functionally verified configurations. Each example details a
complete design solution, including a block diagram, a
data/coefficient alignment illustration, a data flow diagram
and a control signal timing diagram.
INPUT DATA FORMAT INA0-9, INB0-9
FRACTIONAL TWO’S COMPLEMENT
9876543210
-20
.2-1
2-2
2-3
2-4
2-5
2-6
2-7
2-8
2-9
OUTPUT DATA FORMAT OUT9-27
FRACTIONAL TWO'S COMPLEMENT
27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
-29 28 27 26 25 24 23 22 21 20 .2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9
OUTPUT DATA FORMAT OUT0-8
FRACTIONAL TWO'S COMPLEMENT
876543210
2-10
2-11
2-12
2-13
2-14
2-15
2-16
2-17
2-18
INPUT DATA FORMAT INA0-9, INB0-9
FRACTIONAL UNSIGNED
9876543210
20
.2-1
2-2
2-3
2-4
2-5
2-6
2-7
2-8
2-9
OUTPUT DATA FORMAT OUT9-27
FRACTIONAL UNSIGNED
27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
29 28 27 26 25 24 23 22 21 20 .2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9
OUTPUT DATA FORMAT OUT0-8
FRACTIONAL UNSIGNED
876543210
2-10
2-11
2-12
2-13
2-14
2-15
2-16
2-17
2-18
FIGURE 3. INPUT/OUTPUT FORMAT DEFINITIONS
TABLE 6. FILTER EXAMPLE SELECTION GUIDE
FILTER TYPE
EXAMPLE NUMBER
Even Tap Even Symmetric
1
Odd Tap Even Symmetric
2
Asymmetric
3
Even Tap Decimating
4
Odd Tap Decimating
5
Dual Decimating
6
FIGURE 4. ROUND POSITION BIT DEFINITION
IOUT
9-27
IOUT
0-8
21
20
2-1
2-2
2-3
2-4
2-5
2-6
2-7
2-8
2-9
2-10
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
19
18
17
16
15
14
13
12
11
10
9
8
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
“ROUND POSITION” VALUE
NUMBER OF OUTPUT BITS
LOCATION OF ADDITION OF 1
OUTPUT BITS
HSP43168