- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370657 > HPA00036DTR (Texas Instruments, Inc.) Single Ended Active Clamp/Reset PWM PDF資料下載
參數(shù)資料
| 型號(hào)： | HPA00036DTR |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Single Ended Active Clamp/Reset PWM |
| 中文描述： | 單端有源鉗位/復(fù)位脈寬調(diào)制 |
| 文件頁(yè)數(shù)： | 1/16頁(yè) |
| 文件大小： | 568K |
| 代理商： | HPA00036DTR |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
UCC1580-1,-2,-3,-4
UCC2580-1,-2,-3,-4
UCC3580-1,-2,-3,-4
SLUS292C - FEBRUARY 1999 - REVISED MAY 2005
FEATURES
Provides Auxiliary Switch Activation
Complementary to Main Power
Switch Drive
Programmable deadtime (Turn-on
Delay) Between Activation of Each
Switch
Voltage Mode Control with
Feedforward Operation
Programmable Limits for Both
Transformer Volt- Second Product
and PWM Duty Cycle
High Current Gate Driver for Both
Main and Auxiliary Outputs
Multiple Protection Features with
Latched Shutdown and Soft Restart
Low Supply Current (100 A Startup,
1.5 mA Operation)
BLOCK DIAGRAM
DESCRIPTION
The UCC3580 family of PWM controllers is designed to implement a variety
of active clamp/reset and synchronous rectifier switching converter topolo-
gies. While containing all the necessary functions for fixed frequency, high
performance pulse width modulation, the additional feature of this design is
the inclusion of an auxiliary switch driver which complements the main
power switch, and with a programmable deadtime or delay between each
transition. The active clamp/reset technique allows operation of single
ended converters beyond 50% duty cycle while reducing voltage stresses
on the switches, and allows a greater flux swing for the power transformer.
This approach also allows a reduction in switching losses by recovering en-
ergy stored in parasitic elements such as leakage inductance and switch
capacitance.
The oscillator is programmed with two resistors and a capacitor to set
switching frequency and maximum duty cycle.
ramp provides a voltage feedforward pulse width modulation and a pro-
grammed maximum volt-second limit. The generated clock from the oscilla-
tor contains both frequency and maximum duty cycle information.
A separate synchronized
(continued)
Single Ended Active Clamp/Reset PWM
UDG-95069-2
Pin Numbers refer to DIL-16 and SOIC-16 packages
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HPA00033DTR | Single Ended Active Clamp/Reset PWM |
| HPA00034DTR | Single Ended Active Clamp/Reset PWM |
| HPA00035DTR | Single Ended Active Clamp/Reset PWM |
| HPA100 | Very High-Definition Color Display, Horizontal Deflection Output Applications |
| HPA100R | Very High-Definition Color Display, Horizontal Deflection Output Applications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HPA00165DGSR | 制造商:Texas Instruments 功能描述: |
| HPA00219RHBR | 制造商:Texas Instruments 功能描述: |
| HPA00322ZWLR | 制造商:Texas Instruments 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER/SN74SSTUB32866ZWLR - Tape and Reel 制造商:Texas Instruments 功能描述:DDR2-800 Register |
| HPA00367RTKR | 制造商:Texas Instruments 功能描述: |
| HPA00399RHDR | 制造商:Texas Instruments 功能描述:SECOND GENERATION 2.4 GHZ ZIGBEE/IEEE 802.15.4 RF TRANSCEIVE - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。