- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1996 > HI7191IP (Intersil)IC ADC 24BIT PROGBL SER 20-PDIP PDF資料下載
參數(shù)資料
| 型號(hào)： | HI7191IP |
| 廠商： | Intersil |
| 文件頁數(shù)： | 9/25頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT PROGBL SER 20-PDIP |
| 標(biāo)準(zhǔn)包裝： | 18 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 32.5mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 20-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 20-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極；1 個(gè)差分，雙極 |
17
FN4138.8
June 1, 2006
Programming the Serial Interface
It is useful to think of the HI7191 interface in terms of
communication cycles. Each communication cycle happens
in 2 phases. The first phase of every communication cycle
is the writing of an instruction byte. The second phase is
the data transfer as described by the instruction byte. It is
important to note that phase 2 of the communication cycle
can be a single byte or a multi-byte transfer of data. For
example, the 3-byte Data Output Register can be read
using one multi-byte communication cycle rather than three
single-byte communication cycles. It is up to the user to
maintain synchronism with respect to data transfers. If the
system processor “gets lost” the only way to recover is to
reset the HI7191. Figure 13 shows both a 2-wire and a
3-wire data transfer.
Several formats are available for reading from and writing to
the HI7191 registers in both the 2-wire and 3-wire protocols.
A portion of these formats is controlled by the CR<2:1> (BD
and MSB) bits which control the byte direction and bit order
of a data transfer respectively. These two bits can be written
in any combination but only the two most useful will be
discussed here.
The first combination is to reset both the BD and MSB bits
(BD = 0, MSB = 0). This sets up the interface for descending
byte order and MSB first format. When this combination is
used the user should always write the Instruction Register
such that the starting byte is the most significant byte
address. For example, read three bytes of DR starting with
the most significant byte. The first byte read will be the most
significant in MSB to LSB format. The next byte will be the
next least significant (recall descending byte order) again in
MSB to LSB order. The last byte will be the next lesser
significant byte in MSB to LSB order. The entire word was
read MSB to LSB format.
The second combination is to set both the BD and MSB bits
to 1. This sets up the interface for ascending byte order and
LSB first format. When this combination is used the user
should always write the Instruction Register such that the
starting byte is the least significant byte address. For
example, read three bytes of DR starting with the least
significant byte. The first byte read will be the least
significant in LSB to MSB format. The next byte will be the
next greater significant (recall ascending byte order) again in
LSB to MSB order. The last byte will be the next greater
significant byte in LSB to MSB order. The entire word was
read MSB to LSB format.
After completion of each communication cycle, The HI7191
interface enters a standby mode while waiting to receive a
new instruction byte.
Instruction Byte Phase
The instruction byte phase initiates a data transfer
sequence. The processor writes an 8-bit byte (Instruction
Byte) to the Instruction Register. The instruction byte informs
the HI7191 about the Data transfer phase activities and
includes the following information:
Read or Write cycle
Number of Bytes to be transferred
Which register and starting byte to be accessed
Data Transfer Phase
In the data transfer phase, data transfer takes place as set
by the Instruction Register contents. See Write Operation
and Read Operation sections for detailed descriptions.
OSC1
CS
SCLK
29
33
37
41
45
89
121
125
FIGURE 12. SCLK OUTPUT IN SELF-CLOCKING MODE
INSTRUCTION
BYTE
DATA
BYTE 1
DATA
BYTE 2
DATA
BYTE 3
INSTRUCTION
DATA TRANSFER
CYCLE
CS
SDIO
FIGURE 13A. 2-WIRE, 3-BYTE READ OR WRITE TRANSFER
INSTRUCTION
BYTE
DATA
BYTE 1
DATA
BYTE 2
DATA
BYTE 3
INSTRUCTION
DATA TRANSFER
CYCLE
CS
SDIO
SDO
FIGURE 13B. 3-WIRE, 3-BYTE READ TRANSFER
HI7191
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI9P5701K-5 | CONV A/D 6BIT 30MSPS 18-SOIC |
| HMC700LP4E | IC FRACT-N PLL 16BIT 24QFN |
| HMC703LP4E | IC FRACT-N PLL W/SWEEPR 24QFN |
| HMC704LP4E | IC FRACT-N PLL 16BIT 24QFN |
| HMC830LP6GE | IC FRACT-N PLL W/VCO 40QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI7191IPZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC W/ANNEAL ADC 24BIT SIGMADELTA 20PDIP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI73127 | 制造商:Hanna 功能描述:Bulk |
| HI-73127 | 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE SPARE 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE, SPARE 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE, SPARE; pH Measuring Ranges:- |
| HI765PWL | 制造商:Hanna 功能描述: |
| HI766C | 制造商:Hanna 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。