
Command Mode SRAM HF88S05
-8-
02/07/01
8.
Serial Mode
The serial interface is preferable to parallel interface in applications where I/O pins are
limited. The interface logic circuit is basically the same as the parallel mode except that an
internal shift register and bit counter are used to facilitate transferring serial data from/to
external MCU.
Multiple devices array can also be used in serial mode. The chip array is connected in daisy
chain manner. The MCU’s serial data output pin drives the SDI pin of the first device.
The SDO pin of the device then, in turn, drives the SDI pin of the next device in the chain.
The SDO pin of the last device then connects back to the MCU’s SDI pin to complete the
loop.
There could be only one active device in the array at one time, while the other device must be
deselected.
8.1.
Bi-directional Synchronous Serial Data Interface
The Serial interface is a Bi-directional Synchronous Serial Interface. The Serial Data can be
written to Registers (such as TPL, TPH, TPP registers) as well as SRAM through the serial
interface. The Checksum and SRAM contents can also be read through Serial Interface, too.
The Serial Data Input SDI pin is connected to LSB of internal shift register. With each
rising edge of SCLK pin, the SDI input is shifted into the shift register. At the eighth rising
edge of SCLK, the content of shift Register is transferred from/to registers or SRAM
depending on the status of D_Cn and R_Wn.
If R_Wn is at “high” state at the eighth rising edge of SCLK then either the contents of