
KING BILLION ELECTRONICS CO., LTD
駿
億
電
子
股
份
有
限
公
司
HE84G752B
HE80004 Series
January 21, 2005
This specification is subject to change without notice. Please contact sales person for the latest version before use.
49
V0.93
26.
Important Note
1.
Please note the ICE is a superset of HE80004 series IC. Each member of the family only has parts of
all resources. Do not use any hardware resource that your target chip doesn’t have, for example,
RAM and register. KBIDS and compiler can’t prevent user from using some hardware resources that
don’t exist in your target chip.
To access “Data ROM”, users must update TPP first, TPH, and then TPL. Only follow this order, the
pre-charge circuit of ROM will work correctly. The 5μs waiting is also necessary before LDV
instruction is executed since Data ROM is a low speed ROM. User can’t emulate this accessing
process in ICE, so 5μs delay should be added by firmware.
LCD driving circuit must be turned off before the system goes into sleep mode.
Please bond the TSTP_P, RSTP_N and PRTD [7:0] with test points on PCB (can be soldered and
probed) as you can, then some testing can be performed on PCB when it’s necessary. The TSTP_P is
suggested to connect to ground by a 0 ohm resistor.
The LV5 must be lower than 8.5 volts; otherwise permanent damages to the IC might be incurred.
The LCD voltage adjustment mechanism shall be reserved for LV5 voltage fine-tunes; since it’s
possible there is some variation in LV5 voltage due to IC manufacture process variation. User can
use variable-resistor to adjust the LV5 voltage or use some tools to detect the LV5 and then select a
proper resistor. Please refer to application note AN025 for the detailed description.
2.
3.
4.
5.
6.
27.
Updated History
Version
V0.92 2005/1/17 New Created.
Date
Update History
HE84G752 -> HE84G752B
V0.93 2005/1/21 Errata Correct