- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371797 > HDMP-3268 3.2 GBit/sec 68 x 68 Digital Crosspoint Switch PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-3268 |
| 英文描述： | 3.2 GBit/sec 68 x 68 Digital Crosspoint Switch |
| 中文描述： | 3.2 Gb /秒68 × 68數(shù)字交叉點(diǎn)開(kāi)關(guān) |
| 文件頁(yè)數(shù)： | 10/12頁(yè) |
| 文件大?。?/td> | 177K |
| 代理商： | HDMP-3268 |
10
Figure 10. O-PECL and I-PECL Simplified Circuit Schematic.
Figure 9. O-LVTTL and I-LVTTL Simplified Circuit Schematic.
INTERNAL
1.4 V
REFERENCE
GND
V
CC
ESD
PROTECTION
GND
V
CC
O_LVTTL
I_LVTTL
GND
ESD
PROTECTION
V
CC
V
CC
HS_OUT
0.01 μF
0.01 μF
V
CC
HS
GND
ESD
PROTECTION
-TO_NODE
+TO_NODE
GND
+FM_NODE
-FM_NODE
ESD
PROTECTION
+
–
+
–
HS_IN
2
*
Z0 = 150
V
CC
GND
GND
V
CC
NOTE:
1. HS_IN INPUTS SHOULD NEVER BE CONNECTED TO GROUND AS PERMANENT DAMAGE TO THE DEVICE MAY RESULT.
Z0 = 75
Z0 = 75
75
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-0450 | Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops |
| HDMP-0452 | Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops |
| HDMP-0552 | AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION |
| HDMP-1637A | Gigabit Ethernet Serialize/Deserialize (SerDes) with Differential PECL Clock Inputs(帶差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)串行器/解串行器) |
| HDMP-1638 | Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs(帶雙路串行I/O和差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)收發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMPM75048311R | 制造商:Schneider Electric 功能描述:HDM PM750 1ENCL 120/208/277/480V 3PH 1MTR 3R |
| HDMPM75048344 | 制造商:Schneider Electric 功能描述:HDM PM750 1ENCL 277/480V 3PH 4MTR |
| HDMP-T1636A | 制造商:Agilent Technologies 功能描述: |
| HDMR00201 | 制造商:SHIELD 制造商全稱:SHIELD s.r.l. 功能描述:7/8 with cable, angled |
| HDMR00309 | 制造商:SHIELD 制造商全稱:SHIELD s.r.l. 功能描述:7/8 with cable, angled |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。