- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370499 > HDMP-1646 Gigabit Ethernet Transceiver Chip PDF資料下載
參數(shù)資料
| 型號： | HDMP-1646 |
| 英文描述： | Gigabit Ethernet Transceiver Chip |
| 中文描述： | 千兆以太網(wǎng)收發(fā)器芯片 |
| 文件頁數(shù)： | 4/15頁 |
| 文件大?。?/td> | 325K |
| 代理商： | HDMP-1646 |
714
HDMP-1636/46 (Transmitter Section)
Timing Characteristics
T
A
= 0
°
C to +60
°
C, V
CC
= 3.15 V to 3.45 V
Symbol
t
setup
t
hold
t_txlat
[1]
Parameter
Setup Time
Hold Time
Transmitter Latency
Units
nsec
nsec
nsec
bits
Min.
2
1
Typ.
Max.
TBD
TBD
Note:
1. The transmitter latency, as shown in Figure 4, is defined as the time between the latching in of the parallel data word (as triggered
by the rising edge of the transmit byte clock, REFCLK) and the transmission of the first serial bit of that parallel word (defined by
the rising edge of the first bit transmitted).
receiver byte clocks
(RBC1/RBC0). These clocks are
180 degrees out of phase with
each other, and are alternately
used to clock the 10-bit parallel
output data.
INPUT SAMPLER
The INPUT SAMPLER is respon-
sible for converting the serial
input signal into a re-timed serial
bit stream. In order to accom-
plish this, it uses the high speed
serial clock recovered from the
RX PLL/CLOCK RECOVERY
block. This serial bit stream is
sent to the FRAME DEMUX and
BYTE SYNC block.
FRAME DEMUX AND BYTE
SYNC
The FRAME DEMUX AND BYTE
SYNC block is responsible for
restoring the 10-bit parallel data
from the high speed serial bit
stream. This block is also
responsible for recognizing the
comma character (or a K28.5
character) of positive disparity
(0011111xxx). When recognized,
the FRAME DEMUX AND BYTE
SYNC block works with the RX
PLL/CLOCK RECOVERY block to
properly align the receive byte
clocks to the parallel data. When
a comma character is detected
and realignment of the receiver
byte clocks (RBC1/RBC0) is
necessary, these clocks are
stretched, not slivered, to the
next possible correct alignment
position. These clocks will be
fully aligned by the start of the
second 2-byte ordered set. The
second comma character
received shall be aligned with the
rising edge of RBC1. Comma
characters should not be trans-
mitted in consecutive bytes to
allow the receiver byte clocks to
maintain their proper recovered
frequencies.
OUTPUT DRIVERS
The OUTPUT DRIVERS present
the 10-bit parallel recovered data
byte properly aligned to the
receive byte clocks (RBC1/RBC0),
as shown in Figure 5. These
output data buffers provide TTL
compatible signals.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1646A | Gigabit Ethernet Serialize/Deserialize (SerDes) IC(千兆位以太網(wǎng)串行器/解串行器) |
| HDMP-1636A | Gigabit Ethernet Serialize/Deserialize (SerDes) IC(千兆位以太網(wǎng)串行器/解串行器) |
| HDMP-T1636A | Gigabit Ethernet Serialize/Deserialize (SerDes) IC(千兆位以太網(wǎng)串行器/解串行器) |
| HDN1075O | Plug-In Relay; Contacts:DPDT; Coil Voltage AC Max:120V; Contact Carry Current:10A; Relay Terminals:8-Pin Octal; Relay Mounting:Plug-In; Contact Carrying Power:2VA; Contact Rating:10A; Mounting Type:Plug In; Switch Function:DPDT |
| HDN1077O | Pressure Transducer, Series 19 mm, Compensated, Pressure Range: 0 psi to 200 psi, Gage, 1/4 BSPP, 10 Vdc excitation |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1646A | 制造商:Agilent 功能描述:_ |
| HDMP1646AG | 制造商:Agilent Technologies 功能描述: |
| HDMP-1685A | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Agilent HDMP-1685A 1.25 Gbps Four Channel SerDes with 5-pin DDR SSTL_2 Parallel Interface |
| HDMP-1687 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Four Channel SerDes Circuit for Gigabit Ethernet and Fibre Channel |
| HDMP-19-01-S-EM | 制造商:Samtec Inc 功能描述:HDMP INSULATOR FOR LOCKING PLUG - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。