- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371797 > HDMP-1034A 1.4 GBd Receiver Chip with CIMT Encoder/Decoder and Variable Data Rate PDF資料下載
參數(shù)資料
| 型號： | HDMP-1034A |
| 英文描述： | 1.4 GBd Receiver Chip with CIMT Encoder/Decoder and Variable Data Rate |
| 中文描述： | 1.4 GBd接收芯片與CIMT編碼器/解碼器和可變數(shù)據(jù)速率 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 177K |
| 代理商： | HDMP-1034A |
8
Figure 6. Eye Diagram of a High Speed Differential Output.
Output Jitter Characteristics
T
A
= 0
°
C to +70
°
C, V
CC
= 3.15 V to 3.45 V
Symbol
RJ
Random Jitter at TO_NODE pins (1 sigma rms)
DJ
Deterministic Jitter at TO_NODE pins (pk-pk)
Parameter
Unit
ps
ps
Typ.
6
16
Max.
Parameter
Bit Sync Time (phase lock)
Frequency Lock at Powerup
Unit
bits
μ
s
Max.
2500
500
Locking Characteristics
T
A
= 0
°
C to +70
°
C, V
CC
= 3.15 V to 3.45 V
Note:
Please refer to Figures 7 and 8 for jitter measurement setup information.
42.4738 ns
150.0 ps/div
X1
X2
f1 250 ps/div 0.0 V
Y
X
–820.00 mV
797.00 mV
1.61700 V
=
1/
X =
42.006 ns
42.947 ns
941 ps
1.063 GHz
MARKER
MODE
X2, Y2 SOURCE
function 1
X2 POSITION
Y2 POSITION
42.947 ns
797.000 mV
Y1 POSITION
–820.000 mV
X1 POSITION
42.006 ns
X1, Y1 SOURCE
function 1
manual
1 (f1) =
2 (f1) =
Y2
Y1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1536A | Fiber-Optic Transceiver |
| HDMP-1546A | IC-TRANSCEIVER |
| HDMP-1637A | 1.25 GBd SerDes Circuit with Differential PECL Clock Inputs for Gigabit Ethernet Applications |
| HDMP-1685A | 1.25 Gbps Four Channel SerDes with 5-pin DDR SSTL_2 Parallel Interface |
| HDMP-2501 | Clock/Data Recovery |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1512 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transmitter and Receiver Chipset |
| HDMP-1514 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transmitter and Receiver Chipset |
| HDMP1526 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
| HDMP-1526 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transceiver Chip |
| HDMP-1536 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transceiver Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。