參數(shù)資料
型號(hào): GTLP36T612GX
英文描述: 18-Bit Bus Transceiver
中文描述: 18位總線收發(fā)器
文件頁(yè)數(shù): 7/8頁(yè)
文件大?。?/td> 78K
代理商: GTLP36T612GX
7
www.fairchildsemi.com
G
Test Circuits and Timing Waveforms
Test Circuit for A Outputs
Note A:
C
L
includes probes and Jig capacitance.
Test Circuit for B Outputs
Note B:
For B Port, C
L
=
30 pF is used for worst case.
Voltage Waveform - Propagation Delay Times
Voltage Waveform - Setup and Hold Times
Voltage Waveform - Pulse Width
Voltage Waveform - Enable and Disable times
Output Waveform 1 is for an output with internal conditions such that the
output is LOW except when disabled by the control output.
Output Waveform 2 is for an output with internal conditions such that the
output is HIGH except when disabled by the control output.
Input and Measure Conditions
All input pulses have the following characteristics: Frequency
=
10MHz, t
RISE
=
t
FALL
=
2 ns (10% to 90%), Z
O
=
50
.
The outputs are measured one at a time with one transition per measurement.
Test
t
PLH
/t
PHL
t
PLZ
/t
PZL
t
PHZ
/t
PZH
GND
S
Open
6V
A or LVTTL
Pins
3.0
0.0
1.5
V
OL
+
0.3V
V
OH
0.3V
B or GTLP
Pins
1.5
0.0
1.0
N/A
N/A
V
inHIGH
V
inLOW
V
M
V
X
V
Y
相關(guān)PDF資料
PDF描述
GTLP6C816AMTCX Eight Distributed-Output Clock Driver
GTLP6C816L Eight Distributed-Output Clock Driver
GTLP6C816MTCX Eight Distributed-Output Clock Driver
GTLP6C817MTCX Eight Distributed-Output Clock Driver
GTLP6C816 GTLP-to-TTL 1:6 Clock Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GTLP50X110P2 制造商:HellermannTyton 功能描述:11 low profile Grip Tie - .5 wide - Black
GTLP50X60P2 制造商:HellermannTyton 功能描述:6 low profile Grip Tie - .5 wide - Black
GTLP50X80P2 制造商:HellermannTyton 功能描述:8 low profile Grip Tie - .5 wide - Black
GTLP60816MTCX 制造商:Fairchild Semiconductor Corporation 功能描述:
GTLP6C816 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:GTLP-to-TTL 1:6 Clock Driver