- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384359 > GS90015BCPJE3 (Gennum Corporation) GENLINX-TM GS9015B Serial Digital Reclocker PDF資料下載
參數(shù)資料
| 型號(hào)： | GS90015BCPJE3 |
| 廠商： | Gennum Corporation |
| 英文描述： | GENLINX-TM GS9015B Serial Digital Reclocker |
| 中文描述： | GENLINX -商標(biāo)GS9015B串行數(shù)字時(shí)鐘恢復(fù)器 |
| 文件頁(yè)數(shù)： | 11/13頁(yè) |
| 文件大?。?/td> | 119K |
| 代理商： | GS90015BCPJE3 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)
11 of 13
32467 - 0
powered on for at least one minute prior to starting this
procedure.
FORNEWDESGNS
correct Reclocker VCO
frequency. When an interruption
to the incoming data stream is detected by the Reclocker,
the Carrier Detect goes LOW and opens the AFT loop in
order to maintain the correct VCO frequency for a period
of at least 2 seconds. This allows the Reclocker to rapidly
relock when the signal is re-established.
The loop filter voltage is then slowly increased by adjusting the
the potentiometer to determine the error free low limit of the
capture range. Error free operation is determined by using a
suitable CRC or EDH measurement method to obtain a stable
signal with no errors. Record the loop filter voltage at this point
as V
. Now adjust the potentiometer so that the loop filter
voltage is 250 mV above V
CL
.
5.6k
V
EE
1N914
1.3k
5k
Divide by 2 is OFF
4.3k
V
EE
1N914
1.3k
5k
Divide by 2 is ON
V
EE
1N914
1k
1k
Divide by 2 is OFF
Divide by 2 is ON
V
EE
1N914
1k
1k
0.1μF
0.1μF
0.1μF
0.1μF
Fig. 14 Frequency Setting Resistor Values
& Temperature Compensation
Divide by 2 is OFF
V
1k
0.1μF
5k
Figure 14 shows the connections for the frequency setting
resistors for the various data rates. The compensation shown
for 360 Mb/s and 177 Mb/s with Divide by 2 ON, is useful to
a maximum ambient temperature of 50°C. If the Divide by 2
function is not enabled by the /2 ENABLE input, no
compensation is needed for the 143 Mb/s and 177 Mb/s data
rates. The resistor connections are shown in Figure 15. In
both cases , the 0.1μF capacitor that bypasses the
potentiometer should be star routed to VEE3.
Temperature Compensation
Loop Bandwidth
The loop bandwidth is dependant upon the internal PLL gain
constants along with the loop filter components connected to
pin 12. In addition, the impedance seen by the RVCO pin also
influences the loop characteristics such that as the imped-
ance drops, the loop gain increases.
Applications Circuit
Figure 16 shows an application of the GS9015B in an
adjustment free, multi-standard serial to parallel convertor.
This circuit uses the GS9010A Automatic Tuning Sub-
system IC and a GS9000B or GS9000S Decoder IC.
The GS9010A ATS eliminates the need to manually set or
externally temperature compensate the Receiver or Reclocker
VCO. The GS9010A can also determine whether the
incoming data stream is 4sc NTSC,4sc PAL or component
4:2:2.
The GS9010A includes a ramp generator/oscillator which
repeatedly sweeps the Reclocker VCO frequency over a
set range until the system is correctly locked. An automatic
fine tuning (AFT) loop maintains the Reclocker VCO
control
voltage at it's centre point through continuous, long term
adjustments of the VCO centre frequency.
During normal operation, the GS9000B or GS9000S Decoder
provides continuous HSYNC pulses which disable the
ramp/oscillator of the GS9010A. This maintains the
143Mb/s and 177 Mb/s using any R
VCO
pins
Fig. 15 Non - Temperature Compensated Resistor Values
for 143 Mb/s and 177 Mb/s
Temperature Compensation Procedure
In order to correctly set the VCO frequency so that the PLL will
always re-acquire lock over the full temperature range, the
Monitor the loop filter voltage at the junction of the loop filter
resistor and 10 nF loop filter capacitor (LOOP FILTER TEST
POINT). Using the appropriate network shown above, the
VCO frequency is set by first tuning the potentiometer so that
the PLL loses lock at the low end (lowest loop filter voltage).
270 Mb/s using R
VCO0
or R
VCO1
143 Mb/s using R
VCO2
or R
VCO3
177 Mb/s using R
VCO2
or R
VCO3
360 Mb/s using R
VCO0
or R
VCO1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9015BCPJ | GENLINX-TM GS9015B Serial Digital Reclocker |
| GS9015BCTJ | GENLINX-TM GS9015B Serial Digital Reclocker |
| GS9002ACPM | GENLINX-TM GS9002A Serial Digital Encoder |
| GS9002ACPME3 | GENLINX-TM GS9002A Serial Digital Encoder |
| GS9004D | GENLINX-TM GS9004D Serial Digital Cable Equalizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9001-CQM | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS9001-CQME3 | 制造商:Semtech Corporation 功能描述:EDH Co-Processer |
| GS9001-CTM | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS9001-CTME3 | 制造商:Semtech Corporation 功能描述:EDH Co-Processer |
| GS9001-QCM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMPTE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。