參數(shù)資料
型號: GS881E36BT-250I
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
中文描述: 256K X 36 CACHE SRAM, 5.5 ns, PQFP100
封裝: TQFP-100
文件頁數(shù): 19/39頁
文件大?。?/td> 815K
代理商: GS881E36BT-250I
GS881E18B(T/D)/GS881E32B(T/D)/GS881E36B(T/D)
Rev: 1.04a 3/2009
26/39
2002, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
JTAG TAP Block Diagram
Identification (ID) Register
The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in
Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM.
It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the
controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.
Instruction Register
ID Code Register
Boundary Scan Register
0
1
2
0
31 30 29
1
2
0
Bypass Register
TDI
TDO
TMS
TCK
Test Access Port (TAP) Controller
108
1
0
Control Signals
相關(guān)PDF資料
PDF描述
GS881E36BT-300 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E36BT-300I 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E36BT-333 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E36BGT-250T 256K X 36 CACHE SRAM, 5.5 ns, PQFP100
GS882Z36BD-166 256K X 36 ZBT SRAM, 7 ns, PBGA165
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS881E36BT-250IV 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E36BT-250V 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E36BT-300 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E36BT-300I 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E36BT-333 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs