- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄239070 > GS8162V36AGD-350T (GSI TECHNOLOGY) 512K X 36 CACHE SRAM, 4.5 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8162V36AGD-350T |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 512K X 36 CACHE SRAM, 4.5 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1 MM PITCH, FBGA-165 |
| 文件頁(yè)數(shù)： | 3/37頁(yè) |
| 文件大?。?/td> | 947K |
| 代理商： | GS8162V36AGD-350T |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
Rev: 1.00a 6/2003
11/37
2003, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS8162V18A(B/D)/GS8162V36A(B/D)/GS8162V72A(C)
Preliminary
Note:
There arepull-up devices on the ZQ, SCD, and FT pins and pull-down device on the ZZ and PE pin, so those input pins can be unconnected and
the chip will operate in the default states as specified in the above tables.
Enable / Disable Parity I/O Pins
This SRAM allows the user to configure the device to operate in Parity I/O active (x18, x36, or x72) or in Parity I/O inactive (x16,
x32, or x64) mode. Holding the PE bump low or letting it float will activate the 9th I/O on each byte of the RAM.
Burst Counter Sequences
BPR 1999.05.18
Mode Pin Functions
Mode Name
Pin
Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Output Register Control
FT
L
Flow Through
H or NC
Pipeline
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
Single/Dual Cycle Deselect Control
SCD
L
Dual Cycle Deselect
H or NC
Single Cycle Deselect
FLXDrive Output Impedance Control
ZQ
L
High Drive (Low Impedance)
H or NC
Low Drive (High Impedance)
9th I/O Enable
PE
L or NC
Activate 9th I/Os
H
Deactivate 9th I/Os
Linear Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
Interleaved Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8642ZV18GE-167 | 4M X 18 ZBT SRAM, 8 ns, PBGA165 |
| GS88218BD-150VT | 512K X 18 CACHE SRAM, 7.5 ns, PBGA165 |
| GS88218BD-200V | 512K X 18 CACHE SRAM, 6.5 ns, PBGA165 |
| GLCB36D-4Q04 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.5A, 120VDC, PANEL MOUNT-THREADED |
| GSCC01A1B-1Q02 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.55A, 125VDC, 53.5mm, PANEL MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8162V72CC-150 | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 18MBIT 256KX72 7.5NS/3.8NS 209BGA - Trays |
| GS8162V72CC-150I | 制造商:GSI Technology 功能描述:256K X 72 (18 MEG) SYNCH BURST, SCD, JTAG, FLEXDRIVE - Trays |
| GS8162Z18BB-150 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 7.5NS/3.8NS 119FBGA - Trays |
| GS8162Z18BB-150I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 7.5NS/3.8NS 119FBGA - Trays |
| GS8162Z18BB-150IV | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 18MBIT 1MX18 7.5NS/3.8NS 119FPBGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。