- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384345 > GS4900B (Gennum Corporation) SD Clock and Timing Generator with GENLOCK PDF資料下載
參數(shù)資料
| 型號(hào)： | GS4900B |
| 廠商： | Gennum Corporation |
| 英文描述： | SD Clock and Timing Generator with GENLOCK |
| 中文描述： | 統(tǒng)計(jì)時(shí)鐘和定時(shí)發(fā)生器鎖相 |
| 文件頁數(shù)： | 48/95頁 |
| 文件大?。?/td> | 898K |
| 代理商： | GS4900B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁
GS4901B/GS4900B Preliminary Data Sheet
37703 - 0
April 2006
48 of 95
As discussed in
Section 3.5.3 on page 44
, the device will normally drift lock when
the reference is removed and subsequently re-applied during Genlock mode.
3.6.2 Adjustable Loop Bandwidth
The default loop bandwidth of the GS4901B/GS4900B's internal video PLL is 10Hz
when the output video standard is the same as the input reference format. For
other cross-locking combinations, the default loop bandwidth may be smaller than
1Hz or as large as 30Hz.
The user may adjust the loop bandwidth of both the video and audio PLLs
depending on the input, output, and audio standards selected. Increasing the loop
bandwidth will result in a shorter PLL lock time, but will allow more frequency
components of jitter to be passed to the outputs. Decreasing the loop bandwidth
will decrease the output jitter, but will result in a longer PLL lock time.
3.6.2.1 Loop Bandwidth of the Video PLL
The capacitive component of the filter controlling the video loop bandwidth is
determined by the Video_Cap_Genlock register and the resistive component is
determined by the Video_Res_Genlock register. These two registers are located
at addresses 26h and 27h, respectively, of the host interface.
To determine the setting of Video_Res_Genlock and Video_Cap_Genlock, the
following equations must be solved:
where:
BW = the desired video PLL loop bandwidth
JITTERIN = Jitter present on applied HSYNC reference signal, in seconds
H_Feedback_Divide = the numerator of the video PLL divide ratio
H_Feedback_Divide represents the numerator of the ratio of the output clock
frequency to the frequency of the H reference signal.
Video_Res_Genlock
47
log
2
6
BW
JITTERIN
H_Feedback_Divide
×
×
×
(
)
+
=
Video_Cap_Genlock
Video_Res_Genlock
21
–
≤
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS4900BCNE3 | SD Clock and Timing Generator with GENLOCK |
| GS4901B | SD Clock and Timing Generator with GENLOCK |
| GS4901BCNE3 | SD Clock and Timing Generator with GENLOCK |
| GS4910B | HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| GS4910BCNE3 | HD/SD/Graphics Clock and Timing Generator with GENLOCK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS4900BCNE3 | 功能描述:IC RE-TIMER RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| GS4901B | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:SD Clock and Timing Generator with GENLOCK |
| GS4901B_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:SD Clock and Timing Generator with GENLOCK |
| GS4901BCNE3 | 功能描述:IC RE-TIMER RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| GS4910B | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。