- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383009 > GM5125 (Electronic Theatre Controls, Inc.) ONPANEL LCD PANEL CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | GM5125 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | ONPANEL LCD PANEL CONTROLLER |
| 中文描述： | ONPANEL液晶顯示器控制器 |
| 文件頁數(shù)： | 50/58頁 |
| 文件大?。?/td> | 1505K |
| 代理商： | GM5125 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
***
Genesis Microchip Confidential ***
gm5115/25 Preliminary Data Sheet
June 2002
41
C5115-DAT-01H
Pin Name
GPIO0/PWM0
GPIO1/PWM1
GPIO2/PWM2
GPIO3/TIMER1
GPIO4/UART_DI
GPIO5/UARD_D0
GPIO6/TCON_SHC
GPIO7/TCON_TDIV
GPIO8/IRQINn
GPIO9/TCON_ROE2
GPIO10/TCON_ROE3
GPIO11/ROM_WEn
GPIO12/NVRAM_SDA
GPIO13/NVRAM_SCL
GPIO14/DDC_SCL
GPIO15/DDC_SDA
GPIO16/HFSn
GPIO17
GPIO18
GPIO19
GPIO20
GPIO21/IRQn
GPIO22/HCLK
Pin Number
40
41
42
43
44
45
46
47
39
48
49
50
51
52
6
7
205
1
208
207
206
4
204
Alternate function
PWM0, PWM1 and PWM2 back light intensity controls, as described in section 4.18.2 below.
Timer1 input of the OCM.
OCM UART data in/out signals respectively (section 4.15.3 above).
Horizontal timing signals in the TCON column driver interface.
OCM external interrupt source (IRQINn).
Row output enables ROE2 and ROE3 in the TCON row driver interface.
Write enable for external ROM if programmable FLASH device is used (section 4.15.3 above).
Data and clock lines for master 2-wire serial interface to NVRAM when gm5115/25 is used in
standalone configuration (section Figure 26).
Clock and data lines for 2-wire serial interface connected to the Direct Data Channel (DDC) of the DVI
input, for passing HDCP keys (see 4.4.3 above) or for DDC2Bi communication (see 4.15.5 above).
Serial data line for 2-wire host interface or for DDC2Bi communication (see 4.15.5 above).
No alternative function.
OCM interrupt output pin.
Serial input clock for 2-wire host interface or for DDC2Bi communication (see 4.15.5 above).
Table 17.
gm5115/25 GPIOs and Alternate Functions
4
4
.
.
1
1
6
6
B
B
o
o
o
o
t
t
s
s
t
t
r
r
a
a
p
p
C
C
o
o
n
n
f
f
i
i
g
g
u
u
r
r
a
a
t
t
i
i
o
o
n
n
P
P
i
i
n
n
s
s
During hardware reset, the external ROM address pins ROM_ADDR[15:0] are configured as
inputs. On the negating edge of RESETn, the value on these pins is latched and stored. This
value is readable by the on-chip microcontroller (or an external microcontroller via the host
interface). Install a 10K pull-up resistor to indicate a ‘1’, otherwise a ‘0’ is indicated because
ROM_ADDR[15:0] have a 60K
internal pull-down resistor.
Signal Name
Pin Name
Description
HOST_ADDR(4:0)
USER_BITS(4:0)
ROM_ADDR(4:0)
If using 2-wire host protocol, these are bits 4:0 of the serial bus device address.
Otherwise, these settings are available for reading from a status register but are otherwise unused by the
gm5115/25. Used for “soft” configuration settings.
If using 2-wire host protocol, this is bit 5 of serial the bus device address.
Otherwise, program this bit to 0.
If using 2-wire host protocol, this is bit 6 of the serial bus device address.
Otherwise, program this bit to 0.
Program this bit to 0 for 2-wire host protocol operation.
Program this bit to 0 for 2-wire host protocol operation.
Determines the operating condition of the OCM after HW reset:
0 = OCM remains in reset until enabled by register bit.
1 = OCM becomes active after OCM_CLK is stable.
These settings are available for reading from a status register but are otherwise unused by the gm5115/25.
Selects reference clock source:
0 = XTAL and TCLK pins are connected to a crystal oscillator (see Figure 4).
1 = TCLK input is driven with a single-ended TTL/CMOS clock oscillator (see Figure 7).
Together with OCM_CONTROL register (0x22) bit 4, this bit selects internal/external ROM configuration.
0 = All 48K of ROM is internal.
1 = All 48K of ROM is in external ROM using ROM_ADDR15:0 address outputs if
register 0x22 bit 4 is 0. If register 0x22 bit 4 is 1, 0-32K ROM is internal, and
32K~48K ROM is external using ROM_ADDR13:0 address outputs.
HOST_ADDR(5)
ROM_ADDR5
HOST_ADDR(6)
ROM_ADDR6
HOST_PROTOCOL
HOST_PORT_EN
OCM_START
ROM_ADDR7
ROM_ADDR8
ROM_ADDR9
USER_BITS(7:5)
OSC_SEL
ROM_ADDR(12:10)
ROM_ADDR13
OCM_ROM_CNFG(1)
ROM_ADDR14
Table 18.
Bootstrap Signals
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GM5125-H | ONPANEL LCD PANEL CONTROLLER |
| GM5YJ01210A | HIGH-LUMINOSITY LED LAMP |
| GM5WA06250A | CHIP LED |
| GM1ZSG80300A | Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT01; Number of Contacts:18; Connector Shell Size:14; Connecting Termination:Solder; Circular Shell Style:Cable Receptacle |
| GM1ZV40300AE | Circular Connector; Body Material:Aluminum; Series:PT00; Number of Contacts:23; Connector Shell Size:16; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Pin |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GM5125-H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ONPANEL LCD PANEL CONTROLLER |
| GM5126 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DUAL INTERFACE ONPANEL SXGA LCD CONTROLLER WITH RSDS TRANSMITTER |
| GM5221-LF-BC | 制造商:STMicroelectronics 功能描述:LCD TV, DIGITAL TV CONTROLLER - Trays |
| GM5401 | 制造商:GSME 制造商全稱:GSME 功能描述:SOT-23 |
| GM5510 | 制造商:GAMMA 制造商全稱:GAMMA 功能描述:STANDARD VOLTAGE DETECTORS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。