- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9169 > FS6377-01IG-XTD (ON Semiconductor)IC CLOCK GEN 3-PLL PROGR 16-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | FS6377-01IG-XTD |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 23/24頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN 3-PLL PROGR 16-SOIC |
| 標(biāo)準(zhǔn)包裝： | 48 |
| 類型： | PLL 時(shí)鐘發(fā)生器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:4 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 230MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 1115 (CN2011-ZH PDF) |
| 其它名稱： | 766-1027 |
FS6377
is written into the slave's address pointer. Following an acknowledge by the slave, the master is allowed to write up to sixteen bytes of
data into the addressed register before the register address pointer overflows back to the beginning address. An acknowledge by the
device between each byte of data must occur before the next data byte is sent.
Registers are updated every time the device sends an acknowledge to the host. The register update does not wait for the STOP
condition to occur. Registers are therefore updated at different times during a sequential register write.
5.2.5. Sequential Register Read Procedure
Sequential read operations allow the master to read from each register in order. The register pointer is automatically incremented by
one after each read. This procedure is more efficient than the random register read if several registers must be read.
To perform a read procedure, the R/W bit that is transmitted after the seven-bit address is a logic-low, as in the register write procedure.
This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address.
The register address is then written into the slave's address pointer.
Following an acknowledge by the slave, the master generates a repeated START condition. The repeated START terminates the write
procedure, but not until after the slave's address pointer is set. The slave address is then resent, with the R/W bit set this time to a
logic-high, indicating to the slave that data will be read. The slave will acknowledge the device address, and then transmits all 16 bytes
of data starting with the initial addressed register. The register address pointer will overflow if the initial register address is larger than
zero. After the last byte of data, the master does not acknowledge the transfer but does generate a STOP condition.
Rev. 4 | Page 8 of 24 | www.onsemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1806S-010+T&R | IC POT DIG SEXTET 10K 20-SOIC |
| VI-2WT-MY-F3 | CONVERTER MOD DC/DC 6.5V 50W |
| VI-2WT-MY-F2 | CONVERTER MOD DC/DC 6.5V 50W |
| VI-2WR-MY-F4 | CONVERTER MOD DC/DC 7.5V 50W |
| VI-2WR-MY-F3 | CONVERTER MOD DC/DC 7.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FS6377-01IG-XTP | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C PROG 3-PLL CLK IND RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS-662 | 功能描述:模塊化系統(tǒng) - SOM A9M2440 Module 32MB 10Mbps Ethernet RoHS:否 制造商:Digi International 外觀尺寸:ConnectCore 9P 處理器類型:ARM926EJ-S 頻率:150 MHz 存儲(chǔ)容量:8 MB, 16 MB 存儲(chǔ)類型:NOR Flash, SDRAM 接口類型:I2C, SPI, UART 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in |
| FS6713-20-07 | 制造商:Schaffner 功能描述: |
| FS6BNCU | 制造商:Belden Inc 功能描述:BNC CONNECTOR UNIVERSAL |
| FS6BNCU-R | 制造商:Belden Inc 功能描述:RF/COAX BNC PLUG STR CRIMP 75 OHM G |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。