參數(shù)資料
型號(hào): FS6377-01IG-XTD
廠商: ON Semiconductor
文件頁(yè)數(shù): 19/24頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK GEN 3-PLL PROGR 16-SOIC
標(biāo)準(zhǔn)包裝: 48
類型: PLL 時(shí)鐘發(fā)生器
PLL:
輸入: 晶體
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:4
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 230MHz
除法器/乘法器: 是/無(wú)
電源電壓: 3 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC
包裝: 管件
產(chǎn)品目錄頁(yè)面: 1115 (CN2011-ZH PDF)
其它名稱: 766-1027
FS6377
For example, a fixed divide-by-eight could be used in the feedback divider. Unfortunately, a divide-by-eight would limit the effective
modulus of the entire feedback divider to multiples of eight. This limitation would restrict the ability of the PLL to achieve a desired input-
frequency-to-output frequency ratio without making both the reference and feedback divider values comparatively large.
A large feedback modulus means that the divided VCO frequency is relatively low, requiring a wide loop bandwidth to permit the low
frequencies. A narrow loop bandwidth tuned to high frequencies is essential to minimizing jitter; therefore, divider moduli should always
be as small as possible.
To understand the operation, refer to Figure 4. The M-counter (with a modulus always equal to M) is cascaded with the dual-modulus
prescaler. The A-counter controls the modulus of the prescaler. If the value programmed into the A-counter is A, the prescaler will be
set to divide by N+1 for A prescaler outputs. Thereafter, the prescaler divides by N until the M-counter output resets the A-counter, and
the cycle begins again. Note that N=8 and A and M are binary numbers.
Suppose that the A-counter is programmed to zero. The modulus of the prescaler will always be fixed at N; and the entire modulus of
the feedback divider becomes MxN.
Next, suppose that the A-counter is programmed to a one. This causes the prescaler to switch to a divide-by-N+1 for its first divide
cycle and then revert to a divide-by-N. In effect, the A-counter absorbs (or "swallows") one extra clock during the entire cycle of the
feedback divider. The overall modulus is now seen to be equal to MxN+1.
This example can be extended to show that the feedback divider modulus is equal to MxN+A, where A<M.
Figure 4: Feedback Divider
3.1.3. Feedback Divider Programming
For proper operation of the feedback divider, the A-counter must be programmed only for values that are less than or equal to the M-
counter. Therefore, not all divider moduli below 56 are available for use. The selection of divider values is listed in Table 2.
Above a modulus of 56, the feedback divider can be programmed to any value up to 2047.
Table 2: Feedback Divider Modulus Under 56
M-Counter:
FBKDIV[10:3]
A-Counter: FBKDIV[2:0]
000
001
010
011
100
101
110
111
00000001
8
9
00000010
16
17
18
00000011
24
25
26
27
00000100
32
33
34
35
36
00000101
40
41
42
43
44
45
00000110
48
49
50
51
52
53
54
00000111
56
57
58
59
60
61
62
63
Feedback Divider Modulus
Rev. 4 | Page 4 of 24 | www.onsemi.com
相關(guān)PDF資料
PDF描述
DS1806S-010+T&R IC POT DIG SEXTET 10K 20-SOIC
VI-2WT-MY-F3 CONVERTER MOD DC/DC 6.5V 50W
VI-2WT-MY-F2 CONVERTER MOD DC/DC 6.5V 50W
VI-2WR-MY-F4 CONVERTER MOD DC/DC 7.5V 50W
VI-2WR-MY-F3 CONVERTER MOD DC/DC 7.5V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FS6377-01IG-XTP 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C PROG 3-PLL CLK IND RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
FS-662 功能描述:模塊化系統(tǒng) - SOM A9M2440 Module 32MB 10Mbps Ethernet RoHS:否 制造商:Digi International 外觀尺寸:ConnectCore 9P 處理器類型:ARM926EJ-S 頻率:150 MHz 存儲(chǔ)容量:8 MB, 16 MB 存儲(chǔ)類型:NOR Flash, SDRAM 接口類型:I2C, SPI, UART 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in
FS6713-20-07 制造商:Schaffner 功能描述:
FS6BNCU 制造商:Belden Inc 功能描述:BNC CONNECTOR UNIVERSAL
FS6BNCU-R 制造商:Belden Inc 功能描述:RF/COAX BNC PLUG STR CRIMP 75 OHM G