Revision 10 1-5 Other Architectural Features Performance The combination of architectural features described above enables eX devi" />
參數(shù)資料
型號: EX64-TQG64A
廠商: Microsemi SoC
文件頁數(shù): 48/48頁
文件大?。?/td> 0K
描述: IC FPGA ANTIFUSE 3K 64-TQFP
標(biāo)準(zhǔn)包裝: 160
系列: EX
邏輯元件/單元數(shù): 128
輸入/輸出數(shù): 41
門數(shù): 3000
電源電壓: 2.3 V ~ 2.7 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 125°C
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(10x10)
eX Family FPGAs
Revision 10
1-5
Other Architectural Features
Performance
The combination of architectural features described above enables eX devices to operate with internal
clock frequencies exceeding 350 MHz for very fast execution of complex logic functions. The eX family is
an optimal platform upon which the functionality previously contained in CPLDs can be integrated. eX
devices meet the performance goals of gate arrays, and at the same time, present significant
improvements in cost and time to market. Using timing-driven place-and-route tools, designers can
achieve highly deterministic device performance.
User Security
Microsemi FuseLock advantage provides the highest level of protection in the FPGA industry against
unauthorized modifications. In addition to the inherent strengths of the architecture, special security
fuses that are intended to prevent internal probing and overwriting are hidden throughout the fabric of the
device. They are located such that they cannot be accessed or bypassed without destroying the rest of
the device, making Microsemi antifuse FPGAs highly resistant to both invasive and more subtle
noninvasive attacks.
Look for this symbol to ensure your valuable IP is secure. The FuseLock Symbol on the FPGA ensures
that the device is safeguarded to cryptographic attacks.
For more information, refer to Implementation of Security in Microsemi Antifuse FPGAs application note.
I/O Modules
Each I/O on an eX device can be configured as an input, an output, a tristate output, or a bidirectional
pin. Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers,
can achieve clock-to-out (pad-to-pad) timing as fast as 3.9 ns. I/O cells in eX devices do not contain
embedded latches or flip-flops and can be inferred directly from HDL code. The device can easily
interface with any other device in the system, which in turn enables parallel design of system
components and reduces overall design time.
All unused I/Os are configured as tristate outputs by Microsemi's Designer software, for maximum
flexibility when designing new boards or migrating existing designs. Each I/O module has an available
pull-up or pull-down resistor of approximately 50 k
that can configure the I/O in a known state during
power-up. Just shortly before VCCA reaches 2.5 V, the resistors are disabled and the I/Os will be
controlled by user logic.
Figure 1-7 Fuselock
FuseLock
相關(guān)PDF資料
PDF描述
ACB66DHFR-S621 EDGECARD 132POS SMD W/O POST
EP1K10FC256-3 IC ACEX 1K FPGA 10K 256-FBGA
AGL060V2-CS121I IC FPGA 1KB FLASH 60K 121-CSP
ABB66DHFR-S621 EDGECARD 132PS .050 SMD W/O POST
AGL060V2-CSG121I IC FPGA 1KB FLASH 60K 121-CSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EX64-TQG64I 功能描述:IC FPGA ANTIFUSE 3K 64-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:EX 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
EX-662 制造商:Pro-Signal 功能描述:EXTENSION CABLE KVM 2M 制造商:PRO SIGNAL 功能描述:EXTENSION CABLE, KVM, 2M 制造商:pro-power 功能描述:; Cable Length - Imperial:6.56ft; Cable Length - Metric:2m; Jacket Color:Grey
EX-663 制造商:Pro-Signal 功能描述:EXTENSION CABLE KVM 3M 制造商:PRO SIGNAL 功能描述:EXTENSION CABLE, KVM, 3M 制造商:pro-power 功能描述:; Cable Length - Imperial:9.84ft; Cable Length - Metric:3m; Jacket Color:Grey
EX-664 制造商:Pro-Signal 功能描述:EXTENSION CABLE KVM 5M 制造商:PRO SIGNAL 功能描述:EXTENSION CABLE, KVM, 5M
EX6XL 制造商:Perfectvision 功能描述:PPC WEATHERPROOF F CONNRG6 UNIVERSAL DTV APPROVED 制造商:PERFECT VISION 功能描述:PPC WEATHERPROOF F CONN RG6 UNIVERSAL DTV APPROVED