- 您現(xiàn)在的位置：買賣IC網 > PDF目錄16508 > EVAL-ADV739XFEZ (Analog Devices Inc)BOARD EVAL FOR ADV739XFEZ PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADV739XFEZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 30/108頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADV739XFEZ |
| 標準包裝： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 視頻，視頻處理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADV7403 |
| 主要屬性： | NTSC/PAL 數(shù)字視頻解碼器 |
| 次要屬性： | 前端板，用于 ADV7390、ADV7391、ADV7392 和 ADV7393 編碼器背端板 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
ADV7390/ADV7391/ADV7392/ADV7393
Data Sheet
Rev. G | Page 28 of 108
REGISTER MAP ACCESS
A microprocessor can read from or write to all registers of the
ADV739x via the MPU port, except for registers that are
specified as read-only or write-only registers.
The subaddress register determines the register accessed by the
next read or write operation. All communication through the
MPU port starts with an access to the subaddress register. A
read/write operation is then performed from/to the target
address, incrementing to the next address until the transaction
is complete.
REGISTER PROGRAMMING
Table 17 to Table 34 describe the functionality of each register.
All registers can be read from as well as written to, unless
otherwise stated.
SUBADDRESS REGISTER (SR7 TO SR0)
The subaddress register is an 8-bit write-only register. After the
MPU port is accessed and a read/write operation is selected, the
subaddress is set up. The subaddress register determines which
register performs the next operation.
Table 17. Register 0x00
SR7 to
Bit Number
Register
Reset
SR0
Register
Bit Description
7
6
5
4
3
2
1
0
Setting
Value
0x00
Power
mode
Sleep mode. With this control enabled, the current consumption is
reduced to A level. All DACs and the internal PLL circuit are
disabled. Registers can be read from and written to in sleep mode.
0
Sleep
mode off
0x12
1
Sleep
mode on
PLL and oversampling control. This control allows the internal PLL
circuit to be powered down and the oversampling to be switched off.
0
PLL on
1
PLL off
DAC 3: power on/off.
0
DAC 3 off
1
DAC 3 on
DAC 2: power on/off.
0
DAC 2 off
1
DAC 2 on
DAC 1: power on/off.
0
DAC 1 off
1
DAC 1 on
Reserved.
0
Table 18. Register 0x01 to Register 0x09
SR7 to
Reset
SR0
Register
Bit Description
7
6
5
4
3
2
1
0
Register Setting
Value
0x01
Mode
select
Reserved.
0
0x00
DDR clock edge alignment
DDR modes)
0
Chroma clocked in on rising clock edge and
luma clocked in on falling clock edge.
0
1
Reserved.
1
0
Reserved.
1
Luma clocked in on rising clock edge and
chroma clocked in on falling clock edge.
Reserved
0
Input mode
(see Subaddress 0x30, Bits[7:3]
for ED/HD standard selection)
0
SD input.
0
1
0
1
0
ED/HD-DDR input.
0
1
Reserved.
1
0
Reserved.
1
0
1
Reserved.
1
0
Reserved.
1
ED (at 54 MHz) input.
Reserved
0
相關PDF資料 |
PDF描述 |
|---|---|
| IMC0402ER1N8S | INDUCTOR 1.8NH 0402 |
| RBM18DCSI | CONN EDGECARD 36POS DIP .156 SLD |
| VI-2TH-EX | CONVERTER MOD DC/DC 52V 75W |
| A3CCH-2018M | IDC CABLE - AKC20H/AE20M/AKC20H |
| IMC0402ER1N5S | INDUCTOR 1.5NH 0402 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADV7400AEBM | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| EVAL-ADV7400EBM | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADV7400EBM-U2 | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADV7401EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADV7401EBM | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。