參數(shù)資料
型號(hào): EVAL-AD7652CBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 24/28頁(yè)
文件大小: 0K
描述: BOARD EVALUATION FOR AD7652
標(biāo)準(zhǔn)包裝: 1
系列: PulSAR®
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 500k
數(shù)據(jù)接口: 串行,并聯(lián)
輸入范圍: 0 ~ 2.5 V
在以下條件下的電源(標(biāo)準(zhǔn)): 65mW @ 500kSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7652
已供物品:
相關(guān)產(chǎn)品: AD7652ASTZ-ND - IC ADC 16BIT 500KSPS REF 48LQFP
AD7652ACPZ-ND - IC ADC 16BIT UNIPOLAR 48LFCSP
AD7652ACPZRL-ND - IC ADC 16BIT UNIPOLAR 48LFCSP
AD7652ASTZRL-ND - IC ADC 16BIT UNIPOLAR 48LQFP
AD7652
TIMING SPECIFICATIONS
Table 3. –40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted
Parameter
Symbol
Min
Typ
Max
Unit
Convert Pulsewidth
t1
10
ns
Time between Conversions
t2
2
s
CNVST LOW to BUSY HIGH Delay
t3
35
ns
BUSY HIGH All Modes Except Master Serial Read after Convert
t4
1.25
s
Aperture Delay
t5
2
ns
End of Conversion to BUSY LOW Delay
t6
10
ns
Conversion Time
t7
1.25
s
Acquisition Time
t8
750
ns
RESET Pulsewidth
t9
10
ns
(Parallel Interface Modes)
CNVST LOW to DATA Valid Delay
t10
1.25
s
DATA Valid to BUSY LOW Delay
t11
12
ns
Bus Access Request to DATA Valid
t12
45
ns
Bus Relinquish Time
t13
5
15
ns
Refer to Figure 32 and Figure 33 (Master Serial Interface Modes)1
CS LOW to SYNC Valid Delay
t14
10
ns
CS LOW to Internal SCLK Valid Delay1
t15
10
ns
CS LOW to SDOUT Delay
t16
10
ns
CNVST LOW to SYNC Delay
t17
525
ns
SYNC Asserted to SCLK First Edge Delay
t18
3
ns
Internal SCLK Period2
t19
25
40
ns
Internal SCLK HIGH2
t20
12
ns
Internal SCLK LOW2
t21
7
ns
SDOUT Valid Setup Time2
t22
4
ns
SDOUT Valid Hold Time2
t23
2
ns
SCLK Last Edge to SYNC Delay2
t24
3
ns
CS HIGH to SYNC HI-Z
t25
10
ns
CS HIGH to Internal SCLK HI-Z
t26
10
ns
CS HIGH to SDOUT HI-Z
t27
10
ns
BUSY HIGH in Master Serial Read after Convert2
t28
CNVST LOW to SYNC Asserted Delay
t29
1.25
s
SYNC Deasserted to BUSY LOW Delay
t30
25
ns
Refer to
and
(Slave Serial Interface Modes)1
External SCLK Setup Time
t31
5
ns
External SCLK Active Edge to SDOUT Delay
t32
3
18
ns
SDIN Setup Time
t33
5
ns
SDIN Hold Time
t34
5
ns
External SCLK Period
t35
25
ns
External SCLK HIGH
t36
10
ns
External SCLK LOW
t37
10
ns
1In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise, the load is 60 pF maximum.
2In Serial Master Read during Convert Mode. See Table 4 for serial master read after convert mode.
Rev. 0 | Page 5 of 28
相關(guān)PDF資料
PDF描述
EVAL-AD7660CBZ BOARD EVALUATION FOR AD7660
MPC8379E-RDB BOARD REFERENCE FOR MPC837
MPC8379E-MDS-PB BOARD PROCESSOR FOR MDS S
MPC8378E-MDS-PB BOARD PROCESSOR FOR MDS S
MPC5553EVBE BOARD EVAL FOR MPC5553
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7652EDZ 功能描述:BOARD EVAL FOR AD7652 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7653CB 制造商:Analog Devices 功能描述:Development Tools, 16Bit 1MSPS SAR Unipolar ADC with Ref 制造商:Analog Devices 功能描述:DEV TOOLS, 16BIT 1MSPS SAR UNIPOLAR ADC W/ REF - Bulk
EVAL-AD7653CBZ 功能描述:BOARD EVALUATION FOR AD7653 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7653EDZ 功能描述:BOARD EVAL FOR AD7653 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7654CB 制造商:Analog Devices 功能描述: