參數(shù)資料
型號(hào): EVAL-AD7476ACBZ
廠商: Analog Devices Inc
文件頁數(shù): 16/29頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD7476A
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 12
采樣率(每秒): 1M
數(shù)據(jù)接口: 串行
輸入范圍: 0 ~ 5.25 V
在以下條件下的電源(標(biāo)準(zhǔn)): 17.5mW @ 1MSPS,5 V
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7476A
已供物品: 板,CD
相關(guān)產(chǎn)品: AD7476ARTZ-500RL7DKR-ND - IC ADC 12BIT 1MSPS SOT-23-6
AD7476ABKSZREELDKR-ND - IC ADC 12BIT 1MSPS SC70-6
AD7476BRTZ-R2TR-ND - IC ADC 12BIT 1MSPS SOT23-6
AD7476ARTZ-REEL7-ND - IC ADC 12BIT 1MSPS LP SOT23-6
AD7476ABKSZ-500RL7-ND - IC ADC 12BIT 1MSPS LP SC70-6
AD7476AAKSZ-REEL7-ND - IC ADC 12BIT 1MSPS LP SC70-6
AD7476AAKSZ-500RL7TR-ND - IC ADC 12BIT 1MSPS LP SC70-6
AD7476AYRMZ-REEL7-ND - IC ADC 12BIT 1MSPS LP 8MSOP
AD7476AAKSZ-REEL-ND - IC ADC 12BIT 1MSPS LP SC70-6
AD7476ARTZ-500RL7CT-ND - IC ADC 12BIT 1MSPS SOT-23-6
更多...
AD7476A/AD7477A/AD7478A
Rev. F | Page 22 of 28
CS going low clocks out the first leading zero to be read in by
the microcontroller or DSP. The remaining data is then clocked
out by subsequent SCLK falling edges beginning with the
second leading zero. Thus, the first falling clock edge on the
serial clock has the first leading zero provided and also clocks
out the second leading zero. For the AD7476A, the final bit in
the data transfer is valid on the 16th falling edge, having been
clocked out on the previous (15th) falling edge.
In applications with a slower SCLK, it is possible to read in data
on each SCLK rising edge. In this case, the first falling edge of
SCLK clocks out the second leading zero, which can be read in
the first rising edge. However, the first leading zero that was
clocked out when CS went low will be missed, unless it was not
read in the first falling edge. The 15th falling edge of SCLK clocks
out the last bit and it can be read in the 15th rising SCLK edge.
If CS goes low just after one SCLK falling edge has elapsed, CS
clocks out the first leading zero as it did before, and it can be
read in the SCLK rising edge. The next SCLK falling edge clocks
out the second leading zero, and it can be read in the following
rising edge.
AD7478A IN A 12 SCLK CYCLE SERIAL INTERFACE
For the AD7478A, if CS is brought high in the 12th rising edge
after four leading zeros and eight bits of the conversion have
been provided, the part can achieve a 1.2 MSPS throughput
rate. For the AD7478A, the track-and-hold goes back into track
in the 11th rising edge. In this case, a fSCLK = 20 MHz and a
throughput of 1.2 MSPS give a cycle time of
t2 + 10.5(1/fSCLK)+ tACQ = 833 ns
With t2 = 10 ns min, this leaves tACQ to be 298 ns. This 298 ns
satisfies the requirement of 225 ns for tACQ.
From Figure 27, tACQ is comprised of
0.5 (1/fSCLK) + t8 + tQUIET
where t8 = 36 ns maximum.
This allows a value of 237 ns for tQUIET, satisfying the minimum
requirement of 50 ns.
SCLK
t1
1
5
11
SDATA
THREE-STATE
DB7
DB6
DB0
ZERO
4 LEADING ZEROS
2
3
t2
t8
12
1/THROUGHPUT
tACQ
10.5(1/
fSCLK)
tCONVERT
tQUIET
B
THREE-STATE
CS
4
02930-027
Z
Figure 27. AD7478A in a 12 SCLK Cycle Serial Interface
相關(guān)PDF資料
PDF描述
0210490923 CABLE JUMPER 1.25MM .051M 23POS
EVAL-AD7450CBZ BOARD EVALUATION FOR AD7450
VI-B2R-EY CONVERTER MOD DC/DC 7.5V 50W
VI-B1B-EY CONVERTER MOD DC/DC 95V 50W
0210490922 CABLE JUMPER 1.25MM .051M 23POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7476CB 制造商:Analog Devices 功能描述:Evaluation Board For AD7476 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7476CBZ 功能描述:BOARD EVAL FOR AD7476 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7477ACB 制造商:Analog Devices 功能描述:EVAL BD FOR AD7477A 12-/10-/8BIT ADCS IN 6-LEAD SC70 - Bulk
EVAL-AD7477ACB4 制造商:AD 制造商全稱:Analog Devices 功能描述:2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
EVAL-AD7477CB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk